CY8C3246PVI-147 | Cypress Semiconductor

You are here

CY8C3246PVI-147
Status: In Production

Datasheet

(pdf, 4.13 MB) RoHS PB Free
(pdf, 3.09 MB) RoHS PB Free

CY8C3246PVI-147

Development KitCY8CKIT-001
Automotive QualifiedN
Boost Converter (Volts)0.5
CPU Core8051
CapSenseY
Dedicated ADC (#_ Max Resolution @ Sample Rate)DelSig (1, 12-bit @ 192 ksps)
Dedicated DAC (#_ Max Resolution @ Sample Rate)(1, 8-bit @ 8 msps)
EEPROM (KB)2
Flash (KB)64
JTAG and Si ID0x1E093069
LCD Direct Drive (Yes/No)Y
Max. Operating Frequency (MHz)50
Max. Operating Temp. (°C)85
Max. Operating Voltage (V)5.50
Min. Operating Temp. (°C)-40
Min. Operating Voltage (V)1.71
No. of CAN Controllers0
No. of DMA Channels24
No. of Dedicated Comparators2
No. of Dedicated Digital Filter Blocks0
No. of Dedicated I2C1
No. of Dedicated OpAmps0
No. of Dedicated SPI0
No. of Dedicated Timer/Counter/PWM Blocks4
No. of Dedicated UART0
No. of GPIOs25
No. of Programmable Analog Blocks0
No. of Programmable Universal Digital Blocks24
No. of USB IO2
SRAM (KB)8
Tape & ReelN
USB (Type)Full-Speed

Pricing & Inventory Availability

1-9 unit Price* 10-24 unit Price* 25-99 unit Price* 100-249 unit Price* 250-999 unit Price* 1000+ unit Price*
$4.92 $4.71 $4.51 $4.30 $4.09 $3.75
Availability Quantity Ships In Buy from Cypress Buy from Distributors
In Stock 50 24-48 hours

Packaging/Ordering

Package
SOP
No. of Pins
48
Package Dimensions
625 L x 2.3 H x 295 W (Mils)
Package Weight
650.23 (mgs)
Package Cross Section Drawing
Package Carrier
TUBE
Package Carrier Drawing / Orientation
Standard Pack Quantity
600
Minimum Order Quantity (MOQ)
60
Order Increment
60
Estimated Lead Time (days)
154
HTS Code
8542.31.0001
ECCN Suball
3A991.A.3

Quality and RoHS

Moisture Sensitivity Level (MSL)
3
Peak Reflow Temp. (°C)
PB Free
Y
Lead/Ball Finish
Ni/Pd/Au

Package Material Declaration

Technical Documents

Application Notes (21)

Product Change Notice (PCN) (4)

Nov 11, 2020
Transfer of Assembly Operations to Greatek Electronics Inc. for Select 48-Lead SSOP Package
May 28, 2018
Transfer of package manufacturing from Cypress Philippines to Jiangsu Changjiang Electronics Technology Co., Ltd. (JCET) for select products
Oct 31, 2017
Q2, 2012 - Q4, 2013 Horizon Report
Oct 30, 2017
Q1, 2012 - Q2, 2013 Horizon Report

Advanced Product Change Notice (APCN) (1)

Aug 23, 2020
Q32020 Horizon Report Update

Product Information Notice (PIN) (8)

Jun 10, 2020
Manufacturing Label and Packing Configuration Standardization
Apr 14, 2020
Addendum to PIN195102 - Manufacturing Label and Packing Configuration Standardization
Nov 07, 2017
PSoC Programmer Upgrade for PSoC 3 Family of Products
Nov 06, 2017
Qualification of Manufacturing and Design Changes for PSoC 3 Products
Nov 06, 2017
Changes to Cypress Address Labels
Nov 06, 2017
Addendum to PIN 135258 - Qualification of JCET as an additional Test and Finish Location for Cypress Products
Nov 06, 2017
Improvement of Cypress Minnesota Back-End-of-Line Integration for 130nm SONOS Product Families
Oct 26, 2017
Datasheet changes-PSoC 3 Products

Boundary Scan BSDL (2)