

# Cypress Semiconductor Product Qualification Report

G000003 VERSION 1.0

May, 2001

<b>4Meg Synchronous SRAM</b>	
<b>WaferTech 0.35um</b>	
<b>GVT71128ZC36Y / GVT71128ZB36Y</b>	<b>128 x 36</b>
<b>GVT71256ZC18Y / GVT71256ZB18Y</b>	<b>256 x 18</b>

## CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:

Ed Russell  
Reliability Director  
(408) 432-7069

Kim-Ngan Nguyen  
Staff Reliability Engineer  
(408) 943-2136

### PRODUCT QUALIFICATION HISTORY

<b>Qual Report</b>	<b>Description of Qualification Purpose</b>	<b>Date Comp</b>
G990003	New Technology, WaferTech 0.35um / 4Meg, Synchronous SRAM, GVT71128E36, and product family and bonding option	Jan 98
G000003	New Product, 4Meg, Synchronous SRAM, GVT71128ZC36, and product family and bonding option, WaferTech 0.35um	Aug 00

<b>PRODUCT DESCRIPTION (for qualification)</b>	
Qualification Purpose: 4Meg, Synchronous SRAM, GVT71128ZC36, and product family and bonding option in qualified WaferTech .35um	
Marketing Part #:	GVT71128ZC6
Device Description	3.3V, Commercial/Industrial available in 100-pin TQFP package
Cypress Division:	Cypress Semiconductor Corporation – Synchronous Memory Product Division (MPD)
Overall Die (or Mask) REV Level (pre-requisite for qualification):	Rev. Y
What ID markings on Die:	GVT71128ZC36

Galvantech Part #	Product Information	TSMC Part #
GVT71128ZC36Y	ZC and ZB are bonding option	TM8447
GVT71128ZB36Y		TM8447
GVT71256ZC18Y		TM8447
GVT71256ZB18Y		TM8447

<b>TECHNOLOGY/FAB PROCESS DESCRIPTION</b>			
Number of Metal Layers:	2	Metal Composition:	Metal 1: 4,000Å Ti/1,000Å TiN/4,000Å AlCu/250Å TiN Metal 2: 1,500Å Ti/6,000Å AlCu/250Å TiN
Passivation Type and Materials:	2K PE-Oxide + 6.5K PE-Nitride		
Free Phosphorus contents in top glass layer(%):	0		
Generic Process Technology/Design Rule (μ-drawn):	CMOS, Double Metal, 0.35um Technology		
Gate Oxide Material/Thickness (MOS):	70A SiO2		
Name/Location of Die Fab (prime) Facility:	WaferTech WA, USA		
Die Fab Line ID/Wafer Process ID:	WaferTech 0.35um		

**PACKAGE AVAILABILITY**

<b>PACKAGE</b>	<b>ASSEMBLY SITE FACILITY</b>
100-pin TQFP	SPIL/ ASEK

<b>MAJOR PACKAGE INFORMATION USED IN THIS QUALIFICATION</b>	
<b>Package Designation:</b>	A100
<b>Package Outline, Type, or Name:</b>	100-pin Thin Quad Flat Package (TQFP)
<b>Mold Compound Name/Manufacturer:</b>	Hitachi 7320
<b>Mold Compound Flammability Rating:</b>	V-O per UL94
<b>Oxygen Rating Index:</b>	> 28 %
<b>Lead Frame Designation:</b>	A
<b>Lead Frame Material:</b>	Copper
<b>Lead Finish, Composition / Thickness:</b>	85 %Sn, 15 %Pb
<b>Die Backside Preparation Method/Metallization:</b>	N/A
<b>Die Separation Method:</b>	Wafer Saw
<b>Die Attach Supplier:</b>	Sumitomo
<b>Die Attach Material:</b>	Sumitomo 7320
<b>Bond Diagram Designation</b>	GVT71128ZC364-0
<b>Wire Bond Method:</b>	Thermosonic
<b>Wire Material/Size:</b>	Au, 1.2um
<b>Thermal Resistance Theta JA °C/W:</b>	29.9 °C/W
<b>Package Cross Section Yes/No:</b>	N/A
<b>Assembly Process Flow:</b>	64-04-000-053
<b>Name/Location of Assembly (prime) facility:</b>	ASE / SPIL

<b>ELECTRICAL TEST / FINISH DESCRIPTION</b>	
<b>Test Location:</b>	CHIPMOS
<b>Fault Coverage:</b>	100 %

**RELIABILITY TESTS PERFORMED PER SPECIFICATION REQUIREMENTS**

<b>Stress/Test</b>	<b>Test Condition (Temp/Bias)</b>	<b>Result P/F</b>
High Temperature Operating Life Latent Failure Rate	Dynamic Operating Condition, Vcc = 3.6V, 150°C (500hrs)	P
High Accelerated Saturation Test (HAST)	130C, 85%RH,	P
Temperature Cycle	MIL-STD-883C, Method 1010, Condition C, -65°C to 150°C	P
Pressure Cooker Test	100%RH, 15PSIG	P
High Temperature Storage (Plastic)	150C	P
Electrostatic Discharge Human Body Model (ESD-HBM)	MIL-STD-883C (2000V)	P
Thermal Shock	-65°C to 150°C	P
Latchup Sensitivity	In Accordance with JEDEC 17. 6.5V, >900mA	P

**RELIABILITY FAILURE RATE SUMMARY**

Stress/Test	Device Tested/ Device Hours	# Fails	Activation Energy	Thermal AF <sup>3</sup>	Failure Rate <sup>4</sup>
High Temperature Operating Life Early Failure Rate	4357	0	N/A	N/A	0 PPM
High Temperature Operating Life <sup>2,3</sup> Long Term Failure Rate	1,920,312 DHRs	1	0.7	6 FIT	6 FIT

<sup>1</sup> Assuming an ambient temperature of 55°C and a junction temperature rise of 15°C.

<sup>2</sup> Chi-squared 60% estimations used to calculate the failure rate.

<sup>3</sup> Thermal Acceleration Factor is calculated from the Arrhenius equation

$$AF = \exp \left[ \frac{E_A}{k} \left[ \frac{1}{T_2} - \frac{1}{T_1} \right] \right]$$

where:

E<sub>A</sub> = The Activation Energy of the defect mechanism.

k = Boltzmann's constant = 8.62x10<sup>-5</sup> eV/Kelvin.

T<sub>1</sub> is the junction temperature of the device under stress and T<sub>2</sub> is the junction temperature of the device at use conditions.

---

<sup>4</sup> EFR and LFR FIT Rate based on Technology and Product Qualification

## Product Qualification

### Precondition - JESD-A113-B

WaferTech .35um Technology			Condition: Level 3, 192 Hrs @ 30°C/60% RH			
Device	Lot Number	Package	In	Out	Rej	Yield
GVT71128ZC36	C60150AA	100TQFP	77	77	0	100.0%

No delamination observed

### HTOL - MIL-STD-883, Method 3015

WaferTech.35um Technology			Condition: Dynamic BI @ 150C, Vcc=3.6V, Vih =3V				Reliability	
Device	Lot Number	Package	Read(hr)	0	24	184	500	TDH
GVT71128ZC36	C60150AA	100TQFP	SS/Rej	77	77	77	77	38,500
				0	0	0	0	-

### ESD - MIL-STD-883, Method 3015

WaferTech .25um 4meg			Condition: Human Body Model					
Device	Lot Number	Package	Stress	1kV	1.5kV	2kV	2.5kV	3kV
GVT71128ZC36	C60150AA	100TQFP	SS/Rej			3		
						0		

A blank entry indicates ESD stress was not performed for that level.

### ESD Rating:

Device	Voltage
GVT71128ZC36	2kV

### IC Latch-up - JESD78

WaferTech .25um 4meg			Stress Conditions			Vcc		Input/IO	
Device	Lot Number	Package	Read	Condition	Results	Forcing	IN = HI	IN = LO	Neg (Hi/Lo)
GVT71128ZC36	C60150AA	100TQFP	SS/Rej	Class II (125C)	6	Voltage	5.4V	5.4V	-1.8V
					0	Current	< 500mA	< 500mA	-100ma

<b>HTOL Reliability Monitor</b>					
<b>Dynamic BI @ 150C, Vcc=3.63V</b>					
Read hr	0	24	184	368	500
SS	1960	-	1960	1959	725
Rej	0	0	0	0	1
SS	1885	1885	1885	1885	1885
Rej	0	0	0	0	0

<b>HTOL Qualification</b>					
Read hr	0	24	184	368	500
SS	435	435	435	-	435
Rej	0	0	0	-	0



**WAFER L AVEL**

**Electromigration (EM)**

Pattern	Fail Criteria >20% Change	Jmax>Jtsmc @ 0.1% CUM failure, 100k hoursn @ 110C, sample size 30 units. (Units in mA/um)					
		C92050		C92051		C92054	
M1 (0.4um)	1.0mA/um	>1.9	Pass	>3.74	Pass	>3.71	Pass
M1 (7um)	1.0mA/um	2.36	Pass	>1.59	Pass	>1.48	Pass
M2 (0.45um)	1.2mA/um	>5.61	Pass	>5.56	Pass	>5.46	Pass
M2 (7um)	1.2mA/um	2.32	Pass	2.16	Pass	2.07	Pass
Via (0.4 x 0.4)	0.34mA/um	>0.94	Pass	>0.94	Pass	>0.93	Pass
Via (0.45 x .45)	0.3mA/um	>1.04	Pass	>1.06	Pass	>1.05	Pass
Co (0.4 x 0.4)	0.41mA/um	>0.64	Pass	>0.64	Pass	>0.63	Pass

\*Stress Conditions: 175°C

**Hot Carrier (HEI)**

Lot #	Gate	Fail Criteria= .1% CUM @ Vcc+10%> 0.2yr	Reading (year)	Results*
C92050	20/0.3um	Idsat Shift >10%	0.52	Pass
C92051	20/0.3um	Idsat Shift >10%	0.46	Pass
C92054	20/0.3um	Idsat Shift >10%	0.68	Pass

Test Condition: 10 pieces, Vds=4.5V for 12k minutes @ 25C.

**Gate Oxide Integrity (GOI)**

Pattern		C92050	C92051	C92054
(A)	Mode A Fail (%)	0	0	0
N-Well: 180,00um <sup>2</sup> ; Tox=70Å	Mode B Fail (%)	0.34	0	0
	Yield	99.66	100	100
(B)	Mode A Fail (%)	0	0	0
P-Well: 180,00um <sup>2</sup> ; Tox=70Å	Mode B Fail (%)	0.34	0	0
	Yield	99.66	100	100

Mode A: Vbd <=3.3V

Mode B: 3.3VVbd <8V