

# Cypress Semiconductor Technology Derivative Qualification Report

QTP# 99396 VERSION 2.0  
November 2005

<b>R52LD-5R, Fab 4</b>	
<b>CY62128B</b>	<b>1-Mbit (128K x 8) Static RAM</b>

## **CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:**

Sabbas Daniel  
Quality Engineering Director  
(408) 943-2685

Mira Ben-Tzur  
Principal Reliability Engineer  
(408) 943-2675

**PRODUCT QUALIFICATION HISTORY**

<b>Qual Report</b>	<b>Description of Qualification Purpose</b>	<b>Date Comp</b>
99396	New Technology Derivative R52LD-5R /New 1Meg, SRAM, CY62128B	Sep 00

<b>PRODUCT DESCRIPTION (for qualification)</b>	
Qualification Purpose: To qualify New Technology Derivative R52LD-5R, Fab 4 and 1Meg SRAM, CY62128B.	
Marketing Part #:	CY62128B
Device Description:	4.5V-5.5V, Commercial and Industrial available in 32-Lead SOIC/TSOP
Cypress Division:	Cypress Semiconductor Corporation – Memory Product Division (MPD)
Overall Die (or Mask) REV:	Rev. H
What ID markings on Die:	7C62128/7C1128

<b>TECHNOLOGY/FAB PROCESS DESCRIPTION - R52LD-5R</b>			
Number of Metal Layers:	2	Metal Composition:	Metal 1: 500 Å TiW/6000 Å Al-.5%Cu/300 Å TiW Metal 2: 300Å CoTi /8000Å Al-.5%Cu/300Å TiW
Passivation Type and Materials:	1000Å PECVD Oxide, 9000Å PECVD Si <sub>3</sub> N <sub>4</sub>		
Free Phosphorus contents in top glass layer (%):	0%		
Generic Process Technology/Design Rule (μ-drawn):	CMOS, Double Metal, 0.25 μm/0.3 FETS		
Gate Oxide Material/Thickness (MOS):	70Å (core) 110Å Regulator		
Name/Location of Die Fab (prime) Facility:	Cypress Semiconductor - Bloomington, MN		
Die Fab Line ID/Wafer Process ID:	Fab4/R52LD-5R		

**PACKAGE AVAILABILITY**

<b>PACKAGE TYPE</b>	<b>ASSEMBLY SITE FACILITY</b>
<b>32-Lead TSOP</b>	<b>TAIWN-T</b>
<b>32-Lead SOIC</b>	<b>CSPI-R</b>

<b>MAJOR PACKAGE INFORMATION USED IN THIS QUALIFICATION</b>	
<b>Package Designation:</b>	S32
<b>Package Outline, Type, or Name:</b>	32-Lead Plastic Small Outline Ics (SOIC)
<b>Mold Compound Name/Manufacturer:</b>	Nitto MP8000CH4-A2
<b>Mold Compound Flammability Rating:</b>	V-O per UL94
<b>Oxygen Rating Index:</b>	>28%
<b>Lead Frame Material:</b>	Copper
<b>Lead Finish, Composition / Thickness:</b>	Solder Plated 85%Sn, 15%Pb
<b>Die Backside Preparation Method/Metallization:</b>	N/A
<b>Die Separation Method:</b>	Wafer Saw
<b>Die Attach Supplier:</b>	Ablestik
<b>Die Attach Material:</b>	8361H
<b>Bond Diagram Designation</b>	10-03682
<b>Wire Bond Method:</b>	Thermosonic
<b>Wire Material/Size:</b>	Au, 1.0mil
<b>Thermal Resistance Theta JA °C/W:</b>	48.8°C/W
<b>Package Cross Section Yes/No:</b>	N/A
<b>Assembly Process Flow:</b>	11-21000
<b>Name/Location of Assembly (prime) facility:</b>	Cypress Philippines (CSPI-R)

<b>ELECTRICAL TEST / FINISH DESCRIPTION</b>	
<b>Test Location:</b>	Cypress Philippines (CSPI-R)
<b>Fault Coverage:</b>	100%

**RELIABILITY TESTS PERFORMED PER SPECIFICATION REQUIREMENT**

Stress/Test	Test Condition (Temp/Bias)	Result P/F
High Temperature Operating Life Early Failure Rate	Dynamic Operating Condition, Vcc = 5.75V, 150°C	P
High Temperature Operating Life Latent Failure Rate	Dynamic Operating Condition, Vcc = 5.75V, 150°C	P
Temperature Cycle	MIL-STD-883C, Method 1010, Condition C, -65C to 150C Precondition: JESD22 Moisture Sensitivity MSL 3 192 hrs, 30C/60%RH+3IR-Reflow, 220°C+0, -5°C	P
Pressure Cooker	121C, 100%RH Precondition: JESD22 Moisture Sensitivity MSL 3 192 hrs, 30C/60%RH+3IR-Reflow, 220°C+0, -5°C	P
Electrostatic Discharge Human Body Model (ESD-HBM)	2,200V MIL-STD-883, Method 3015.7	P
Electrostatic Discharge Charge Device Model (ESD-CDM)	500V Cypress Spec. 25-00020	P
Static Latch-up	125C, 11.5V, ± 300mA In accordance with JEDEC 17. Cypress Spec. 01-00081	P

**RELIABILITY FAILURE RATE SUMMARY**

Stress/Test	Device Tested/ Device Hours	# Fails	Activation Energy	Acceleration Factor <sup>4</sup>	Failure Rate
High Temperature Operating Life Early Failure Rate <sup>1</sup>	2,802 Devices	0	N/A	N/A	0 PPM
High Temperature Operating Life <sup>2,3</sup> Long Term Failure Rate	201,728 HRs	0	0.7	170	27 Fit

- <sup>1</sup> A production burn-in of 12 Hrs at 150°C, 6.8V is required for the product.
- <sup>2</sup> Assuming an ambient temperature of 150°C and a junction temperature rise of 15°C.
- <sup>3</sup> Chi-squared 60% estimations used to calculate the failure rate.
- <sup>4</sup> Thermal Acceleration Factor is calculated from the Arrhenius equation

$$AF = \exp \left[ \frac{E_A}{k} \left[ \frac{1}{T_2} - \frac{1}{T_1} \right] \right]$$

where:

E<sub>A</sub> =The Activation Energy of the defect mechanism.  
k = Boltzmann's constant = 8.62x10<sup>-5</sup> eV/Kelvin.  
T<sub>1</sub> is the junction temperature of the device under stress and T<sub>2</sub> is the junction temperature of the device at use conditions.

## Reliability Test Data

QTP #: 99396

Device	Fab Lot #	Assy Lot #	Assy Loc	Duration	Samp	Rej	Failure Mechanism
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-EARLY FAILURE RATE (150C, 5.75V, &gt;Vcc Max)</b>							
CY62128B-ZAC	4020039	610027419	CSPI-R	48	2802	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-LATENT FAILURE RATE (150C, 5.75V, &gt;Vcc Max)</b>							
CY62128B-ZAC	4020039	610028034	CSPI-R	512	394	0	
<b>STRESS: ESD-CHARGE DEVICE MODEL (500V)</b>							
CY62128B-SC	4020039	610028034	CSPI-R	COMP	9	0	
<b>ESD-HUMAN BODY CIRCUIT PER MIL STD 883, METHOD 3015 (2,200V)</b>							
CY62128B-SC	4020039	610028034	CSPI-R	COMP	9	0	
<b>STRESS: STATIC LATCH-UP TESTING (125C, 11.5V, +/-300mA)</b>							
CY62128B-SC	4020039	610028034	CSPI-R	COMP	3	0	
<b>STRESS: PRESSURE COOKER TEST (121C, 100%RH), PRE COND 192HRS 30C/60%RH (MSL3)</b>							
CY62128B-SC	4020039	610028034	CSPI-R	168	50	0	
<b>STRESS: TC CONDITION C, -65C TO 150C, PRE COND. 192 HRS 30C/60% RH (MSL3)</b>							
CY62128B-SC	4020039	610028034	CSPI-R	300	50	0	
CY62128B-SC	4020039	610028034	CSPI-R	500	50	0	
CY62128B-SC	4020039	610028034	CSPI-R	1000	50	0	