

# Cypress Semiconductor Qualification Report

QTP# 98313 VERSION 1.0  
September, 1998

**2 Meg SRAM, R42HD Technology (5V operation)**  
**CY7C1011 (128K x 16 SRAM)**

CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:

Marc Hartranft  
Reliability Manager  
(408)943-2681

<b>PRODUCT DESCRIPTION (for qualification)</b>	
Information provided in this document is intended for generic qualification and technically describes the Cypress part supplied: qualify 2 Meg SRAM in qualified technology R42HD	
Marketing Part #:	CY7C1011
Package:	44-pin TSOP Type II
Device Description:	512K x 8 Static RAM, R42HD Technology
Cypress Division:	Cypress Semiconductor Corporation
Overall Die (or Mask) REV Level (pre-requisite for qualification):	Rev. A
What ID markings on Die:	7C1011A

<b>TECHNOLOGY/FAB PROCESS DESCRIPTION - R42HD</b>			
Number of Metal Layers:	2	Metal Composition:	Metal 1: 500Å TiW/6000Å Al -5%Cu/1200Å TiW Metal 2: 500Å TiW/8000Å Al -5%Cu/300Å TiW
Passivation Type and Materials:	7000Å SiO <sub>2</sub> + 6000Å Si <sub>3</sub> N <sub>4</sub>		
Free Phosphorus contents in top glass layer(%):	0%		
Die Coating(s), if used:	N/A		
Generic Process Technology/Design Rule (μ-drawn):	CMOS, Double Metal /0.42 μm		
Gate Oxide Material/Thickness (MOS):	SiO <sub>2</sub> / 110Å		
Name/Location of Die Fab (prime) Facility:	Cypress Semiconductor - Bloomington, MN		
Die Fab Line ID/Wafer Process ID:	Fab4/R4HD		

<b>PLASTIC PACKAGE/ASSEMBLY DESCRIPTION</b>			
Package Outline, Type, or Name:	44-pins TSOP Type II		
Mold Compound Name/Manufacturer:	Sumitomo-7320R		
Lead Frame material:	Copper		
Lead Finish, composition:	Solder Plated, 90%Sn, 10%Pb		
Die Attach Area Plating:	Ring Plating		
Die Attach Method:	Epoxy	Die Attach Material:	Ablebond 84-1LM1
Wire Bond Method:	Thermosonic	Wire Material/Size:	Gold / 1 mil
JESD22-A112 Moisture Sensitivity Level:	Level 3		
Name/Location of Assembly (prime) facility:	Hyundai, Korea (KOREA-H)		

**Note:** Please contact a Cypress Representative for other packages availability.

**RELIABILITY TESTS PERFORMED**

Stress/Test	Test Condition (Temp/Bias)	Result P/F
High Temperature Operating Life Early Failure Rate	Dynamic Operating Condition, Vcc = 5.75V, 150°C/125°C	P
High Accelerated Saturation Test (HAST)	140°C, 85%RH, 5.5V Precondition: JESD22 Moisture Sensitivity Level 3 (192Hrs, 30C/60%RH)	P
Temperature Cycle	MIL-STD-883C, Method 1010, Condition C, -65°C to 150°C Precondition: JESD22 Moisture Sensitivity Level 3 (192 Hrs, 30C/60%RH)	P
Pressure Cooker Test	121°C, 100% RH	P
Electrostatic Discharge Human Body Model (ESD-HBM)	MIL-STD-883, Method 3015.7	1800V
Electrostatic Discharge Charge Device Model (ESD-CDM)	Cypress Spec. 25-00020	1,000V
Latchup Sensitivity Static Latchup	In accordance with JEDEC 17. Cypress Spec. 01-00081	12V
Acoustic Microscopy Test	Cypress Spec 25-000104	P

**RELIABILITY FAILURE RATE SUMMARY**

Stress/Test	Device Tested/ Device Hours	# Fails	Activation Energy	Thermal AF <sup>4</sup>	Failure Rate <sup>5</sup>
High Temperature Operating Life Early Failure Rate <sup>1</sup>	1473	0	N/A	N/A	0 PPM
High Temperature Operating Life <sup>2,3</sup> Long Term Failure Rate	392,500 DHRs (QTP 98248)	0	0.7	170	14 FIT <sup>5</sup>

<sup>1</sup> A production burn-in of 96 Hrs at 125°C, 6.5V is required for the product.

<sup>2</sup> Assuming an ambient temperature of 55°C and a junction temperature rise of 15°C.

<sup>3</sup> Chi-squared 60% estimations used to calculate the failure rate.

<sup>4</sup> Thermal Acceleration Factor is calculated from the Arrhenius equation

$$AF = \exp \left[ \frac{E_A}{k} \left[ \frac{1}{T_2} - \frac{1}{T_1} \right] \right]$$

where:

E<sub>A</sub> = The Activation Energy of the defect mechanism.

k = Boltzmann's constant = 8.62x10<sup>-5</sup> eV/Kelvin.

T<sub>1</sub> is the junction temperature of the device under stress and T<sub>2</sub> is the junction temperature of the device at use conditions.

<sup>5</sup> Long Term Failure Rate is based on 4 Meg SRAM, R42HD, Fab4 qualification.

**RELIABILITY TEST DATA**

**QTP#: 98313**

DEVICE	ASSY-LOC	FABLOT#	ASSYLOT#	DURATION	S/S	REJ	FAIL MODE
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-EARLY FAILURE RATE (150C, 5.75V)</b>							
CY7C1011-ZC	KOREA-H	4816672	619806805	48	1021	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-EARLY FAILURE RATE (125C, 5,75V)</b>							
CY7C1011-ZC	KOREA-H	4816672	619806805	96	452	0	
<b>STRESS: ESD-CHARGE DEVICE MODEL (1000V)</b>							
CY7C1011-ZC	KOREA-H	4809178	619804340	COMP	3	0	
<b>STRESS: ESD-HUMAN BODY CIRCUIT PER MIL STD 883, METHOD 3015 (1800V)</b>							
CY7C1011-ZC	KOREA-H	4809178	619804340	COMP	3	0	
<b>STRESS: HI-ACCEL SATURATION TEST (140C, 5.5V), PRECOND. 192 HRS 30C/60%RH</b>							
CY7C1011-ZC	KOREA-H	4809178	619804340	128	50	0	
<b>STRESS: PRESSURE COOKER TEST (121C, 100%RH)</b>							
CY7C1011-ZC	KOREA-H	4809178	619804340	168	50	0	
<b>STRESS: DYNAMIC LATCH-UP TESTING (12V)</b>							
CY7C1011-ZC	KOREA-H	4809178	619804340	COMP	3	0	
<b>STRESS: TC COND. C, -65 TO 150C, PRECOND. 192 HRS 30C/60%RH (MSL 3)</b>							
CY7C1011-ZC	KOREA-H	4809178	619804340	300	50	0	

**DEVICE RELATED RELIABILITY TEST DATA**

**QTP#: 98248<sup>1</sup>**

DEVICE	ASSY-LOC	FABLOT#	ASSYLOT#	DURATION	S/S	REJ	FAIL MODE
<b>STRESS: ALPHA SENSITIVITY</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	DATA	5	0	
<b>STRESS: STATIC LATCH-UP TESTING (125C / 7.5V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	DATA	3	0	
<b>STRESS: DYNAMIC LATCH-UP TESTING (11.2V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	DATA	3	0	
<b>STRESS: ESD-CHARGE DEVICE MODEL (1000V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	COMP	3	0	
<b>STRESS: ESD-HUMAN BODY CIRCUIT PER MIL STD 883, METHOD 3015 (2200V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	COMP	3	0	
<b>STRESS: HI-ACCEL SATURATION TEST (140C, 5.5V), PRECOND. 168 HRS 85C/85%RH</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	128	47	0	
<b>STRESS: HIGH TEMP STEADY STATE LIFE TEST (150C, 5.5V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	80	79	0	1 EOS
CY7C1049-VC	SEOL-L	4750331	619800740	168	79	0	
CY7C1049-VCB	SEOL-L	4750364	619801747	168	80	0	
CY7C1049-VCB	SEOL-L	4750364	619801747	80	80	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-LATENT FAILURE RATE (150C, 5.75V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	80	385	0	
CY7C1049-VC	SEOL-L	4750331	619800740	500	385	0	
CY7C1049-VCB	SEOL-L	4750364	619801747	80	400	0	
CY7C1049-VCB	SEOL-L	4750364	619801747	500	400	0	
<b>STRESS: READ &amp; RECORD (150C, 5.75V)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	500	12	0	
CY7C1049-VCB	SEOL-L	4750364	619801747	500	12	0	
<b>STRESS: TC COND. C, -65 TO 150C, PRECOND. 192 HRS 30C/60%RH (MSL 3)</b>							
CY7C1049-VC	SEOL-L	4750331	619800740	300	47	0	
CY7C1049-VCB	SEOL-L	4750364	619801747	300	48	0	
CY7C1049-VCB	SEOL-L	4752513	619802812L1	300	47	0	

<sup>1</sup> QTP 98248, 4 MEG SRAM, R42H Technology qualified in Fab 4.