

# Cypress Semiconductor Technology Qualification Report

QTP# 054605 VERSION 1.0  
March 2006

<b>P26 TLM Technology Transfer to Magnachip</b>	
<b>CY7C63722 CY7C63723 CY7C63743</b>	<b>enCoRe™ USB Combination Low-Speed USB and PS/2 Peripheral Controller</b>

## **CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:**

Fredrick Whitwer  
Principal Reliability Engineer  
(408) 943-2722

Sabbas Daniel  
VP Quality Engineering  
(408) 943-2685

### QUALIFICATION HISTORY

<b>Qual Report</b>	<b>Description of Qualification Purpose</b>	<b>Date Comp</b>
054605	P26 TLM Technology at Magnachip	Mar 06

<b>PRODUCT DESCRIPTION (for qualification)</b>	
Qualification Purpose: Qualify P26 TLM Technology at Magnachip	
Marketing Part #:	CY7C63722, CY7C63723, CY7C62743
Device Description:	enCoRe™ USB Combination Low-Speed USB and PS/2 Peripheral Controller
Cypress Division:	Cypress Semiconductor Corporation –Consumer and Computation Division (CCD)
Overall Die (or Mask) REV Level (pre-requisite for qualification):	Rev. A
What ID markings on Die:	7C6370A

<b>TECHNOLOGY/FAB PROCESS DESCRIPTION - P26</b>			
Number of Metal Layers:	3	Metal Composition:	Metal 1: 1500Å TiW / 4000Å Al / 750Å TiW Metal 2: 1500Å TiW / 4000Å Al / 750Å TiW Metal 3: 1500Å TiW / 8000Å Al / 750Å TiW
Passivation Type and Materials:	Oxynitride		
Generic Process Technology/Design Rule (μ-drawn):	CMOS, Double Metal/0.65μm		
Gate Oxide Material/Thickness (MOS):	SiO <sub>2</sub> , 165Å		
Name/Location of Die Fab (prime) Facility:	Magnachip/Cheong-Ju-Korea		
Die Fab Line ID/Wafer Process ID:	Fab2/P26		

**PACKAGE AVAILABILITY**

<b>PACKAGE</b>	<b>ASSEMBLY SITE FACILITY</b>
18/24-Lead PDIP	INDNS-O
24-Lead QFN	CML-R
24-Lead SOP	CML-R

<b>MAJOR PACKAGE INFORMATION USED IN THIS QUALIFICATION</b>	
<b>Package Designation:</b>	PZ24
<b>Package Outline, Type, or Name:</b>	24-Pin (300mil) Lead-Free PDIP
<b>Mold Compound Name/Manufacturer:</b>	MP8000CH
<b>Mold Compound Flammability Rating:</b>	V-0
<b>Oxygen Rating Index:</b>	N/A
<b>Lead Frame Material:</b>	Cu
<b>Lead Finish, Composition / Thickness:</b>	100% Matte Sn
<b>Die Backside Preparation Method/Metallization:</b>	Backgrind
<b>Die Separation Method:</b>	Saw
<b>Die Attach Supplier:</b>	Ablestik
<b>Die Attach Material:</b>	8361
<b>Die Attach Method:</b>	Epoxy
<b>Bond Diagram Designation:</b>	001-05902
<b>Wire Bond Method:</b>	Thermosonic
<b>Wire Material/Size:</b>	Au. 1.0 mil
<b>Thermal Resistance Theta JA °C/W:</b>	86.9°C/W
<b>Package Cross Section Yes/No:</b>	N/A
<b>Assembly Process Flow:</b>	001-03750
<b>Name/Location of Assembly (prime) facility:</b>	INDNS-O

<b>ELECTRICAL TEST / FINISH DESCRIPTION</b>	
<b>Test Location:</b>	CML-R, INDNS-O
<b>Fault Coverage:</b>	100%

**RELIABILITY TESTS PERFORMED PER SPECIFICATION REQUIREMENT**

Stress/Test	Test Condition (Temp/Bias)	Result P/F
High Temperature Operating Life Early Failure Rate	Dynamic Operating Condition, Vcc Max = 5.75V, 150°C	P
High Temperature Operating Life Latent Failure Rate	Dynamic Operating Condition, Vcc Max = 5.75V, 150°C	P
Long Life Verification	Dynamic Operating Condition, Vcc Max = 5.75V, 150°C	P
High Accelerated Saturation Test (HAST)	130°C, 5.75V, 85%RH	P
Temperature Cycle	MIL-STD-883C, Method 1010, Condition C, -65°C to 150°C	P
Pressure Cooker	121°C, 100%RH	P
Aged Bond Strength	MIL-STD-883, Method 2011	P
Data Retention (Plastic)	165C, non-biased	P
Electrostatic Discharge Human Body Model (ESD-HBM)	2,200V JESD22, Method A114-B	P
Electrostatic Discharge Human Body Model (ESD-HBM)	2,200V MIL-STD-883, Method 3015.7	P
Electrostatic Discharge Charge Device Model (ESD-CDM)	500V Cypress Spec. 25-00020	P
Static Latch-up	125C, ± 200mA In accordance with JEDEC 17. Cypress Spec. 01-00081	P

**RELIABILITY FAILURE RATE SUMMARY**

Stress/Test	Device Tested/ Device Hours	# Fails	Activation Energy	Thermal AF <sup>4</sup>	Failure Rate
High Temperature Operating Life Early Failure Rate	1,021 Devices	0	N/A	N/A	0 PPM
High Temperature Operating Life <sup>1,2</sup> Long Term Failure Rate	187,184 DHRs	0	0.7	170	29 FITs

<sup>1</sup> Assuming an ambient temperature of 55°C and a junction temperature rise of 15°C.

<sup>2</sup> Chi-squared 60% estimations used to calculate the failure rate.

<sup>3</sup> Thermal Acceleration Factor is calculated from the Arrhenius equation

$$AF = \exp \left[ \frac{E_A}{k} \left[ \frac{1}{T_2} - \frac{1}{T_1} \right] \right]$$

where:

E<sub>A</sub> = The Activation Energy of the defect mechanism.

k = Boltzmann's constant = 8.62x10<sup>-5</sup> eV/Kelvin.

T<sub>1</sub> is the junction temperature of the device under stress and T<sub>2</sub> is the junction temperature of the device at use conditions.

## Reliability Test Data

QTP #: 054605

<i>Device</i>	<i>Fab Lot #</i>	<i>Assy Lot#</i>	<i>Assy Loc</i>	<i>Duration</i>	<i>Samp</i>	<i>Rej</i>	<i>Failure Mechanism</i>
<b>STRESS: AGE BOND STRENGTH</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	COMP	10	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	COMP	10	0	
CY7C63743C (7C637402A)	2602104	510600522	INDNS-O	COMP	10	0	
<b>STRESS: DATA RETENTION, 165C, no bias</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	168	80	0	
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	552	80	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	168	82	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	552	82	0	
<b>STRESS: ESD-CHARGE DEVICE MODEL, (500V)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	COMP	9	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	COMP	9	0	
<b>STRESS: ESD-HUMAN BODY CIRCUIT PER JESD22, METHOD A114-B, (2,200V)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	COMP	9	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	COMP	9	0	
<b>STRESS: ESD-HUMAN BODY CIRCUIT PER MIL STD 883, METHOD 3015, 2,200V</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	COMP	3	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	COMP	3	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-EARLY FAILURE RATE (150C, 5.75V), Vcc Max)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	64	335	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	48	335	0	
CY7C63743C (7C637402A)	2602104	510600522	INDNS-O	48	351	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-LATENT FAILURE RATE (150C, 5.75V), Vcc Max)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	100	240	0	
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	269	240	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	256	239	0	
CY7C63743C (7C637402A)	2602104	510600522	INDNS-O	256	240	0	
<b>STRESS: HI-ACCEL SATURATION TEST (130C, 85%RH, 5.75V)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	128	48	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	128	51	0	

## Reliability Test Data

QTP #: 054605

<i>Device</i>	<i>Fab Lot #</i>	<i>Assy Lot#</i>	<i>Assy Loc</i>	<i>Duration</i>	<i>Samp</i>	<i>Rej</i>	<i>Failure Mechanism</i>
<b>STRESS: PRESSURE COOKER TEST (121C, 100%RH)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	168	50	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	168	50	0	
<b>STRESS: STATIC LATCH-UP TESTING (125C, 8.5V, +/-200mA)</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	COMP	3	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	COMP	3	0	
<b>STRESS: TC COND. C -65C TO 150C</b>							
CY7C63743C (7C637402A)	2552760	510600403	INDNS-O	300	50	0	
CY7C63743C (7C637402A)	2602103	510600521	INDNS-O	300	50	0	
CY7C63743C (7C637402A)	2602104	510600522	INDNS-O	300	50	0	