

# Cypress Semiconductor Product Qualification Report

QTP# 024307 VERSION 1.0  
December, 2003

<b>FastEdge™ Series</b>	
<b>B55SGT Technology, Fab 4</b>	
<b>CY2DP314</b>	<b>1 of 2:4 Differential Fanout Buffer</b>
<b>CY2DP3110</b>	<b>1 of 2:10 Differential Fanout Buffer</b>
<b>CY2DP3120</b>	<b>1:20 Differential Clock Buffer/Driver</b>
<b>CY2PP318</b>	<b>1 of 2:8 Differential Fanout Buffer</b>
<b>CY2PP3115</b>	<b>1:15 Differential Fanout Buffer</b>
<b>CY2PP3210</b>	<b>Dual 1:5 Differential Fanout Buffer</b>
<b>CY2PP3220</b>	<b>Dual 1:10 Differential Fanout Buffer</b>
<b>CY2PP326</b>	<b>2 x 2 Clock and Data Switch Buffer</b>

## CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:

Shi-Jie Wen  
Reliability Engineering  
(408) 943-4713

Bill Stevenson  
Reliability Engineering  
(408) 456-1926

**PACKAGE QUALIFICATION HISTORY**

<b>QUAL REPORT</b>	<b>DESCRIPTION OF QUALIFICATION PURPOSE</b>	<b>DATE COMP.</b>
024307	7B8P3110AC HF Buffer Family, 55SGT18A @CMI	Nov 03

<b>PRODUCT DESCRIPTION (for qualification)</b>	
<b>Qualification Purpose: Qualify 7B8P3110AC HF Buffer Family, B55SGT18A @Fab4</b>	
<b>Marketing Part #:</b>	CY2DP3110
<b>Device Description:</b>	FastEdge™ Series 1 of 2:10 Differential Fanout Buffer
<b>Cypress Division:</b>	Timing Technology Division
<b>Overall Die (or Mask) REV Level (prerequisite for qualification):</b>	REV. A
<b>What ID markings on Die:</b>	7B83110A

**Note:** Other Mkt'g Numbers: CY2[DP]P[318, 326, 3115, 3120, 3210, 3220], i.e. CY2PP318

<b>TECHNOLOGY/FAB PROCESS DESCRIPTION – B55STG</b>		
Number of Metal Layers: 3	Metal Composition	M1: 500Å TiW / 6000Å Al / 500Å TiW M2: 500Å TiW / 8000Å Al / 500Å TiW M3: 500Å TiW / 40,000Å Al / 300Å TiW
Passivation Type and Materials:	4000Å TEOS / 9000Å Si3N4	
Free Phosphorus contents in top glass layer (%):	0%	
Number of Transistors in Device	Maximum Available in Base: 100,000 Transistors Average Design: 60,000 transistors	
Number of Gates in Device:	Maximum Available: 25,000 / Average design: 15,000	
Generic Process Technology/Design Rule (μ-drawn)	CMOS (0.21 – 0.35 μm), SiGe Bipolar	
Gate Oxide Material/Thickness (MOS):	SiO2, 45Å	
Bipolar Isolation	STI	
Base/Emitter	SiGe / N+ Poly	
Name/Location of Die Fab (prime) Facility:	Cypress Semiconductor – Bloomington, MN (CMI)	
Die Fab Line ID/ Wafer Process ID:	Fab 4/ B55SGT	

**PACKAGE AVAILABILITY**

PACKAGE	ASSEMBLY SITE FACILITY
32-pin TQFP	Anam - Korea (Q)

**Note:** Package Qualification details are available upon request.

<b>MAJOR PACKAGE INFORMATION USED IN THIS QUALIFICATION</b>	
<b>Package Designation:</b>	A32
<b>Package Outline, Type, or Name:</b>	32-lead Thin Quad Flat Package (TQFP)
<b>Mold Compound Name/Manufacturer:</b>	7320CR Sumitomo
<b>Mold Compound Flammability Rating:</b>	V-O per UL94
<b>Oxygen Rating Index:</b>	>28%
<b>Lead Frame Material:</b>	Copper
<b>Lead Finish, Composition / Thickness:</b>	SnPb (85/15) 300-800 micro-inches
<b>Die Backside Preparation Method/Metallization:</b>	Backgrind 11 mils
<b>Die Separation Method:</b>	Wafer Saw
<b>Die Attach Supplier:</b>	Ablestik
<b>Die Attach Material:</b>	84-1LMISR4
<b>Die Attach Method:</b>	Silver Epoxy
<b>Bond Diagram Designation</b>	10-04978
<b>Wire Bond Method:</b>	Thermosonic
<b>Wire Material/Size:</b>	Au 1.0 mil
<b>Thermal Resistance Theta JA °C/W:</b>	88.0 Theta JA °C/W
<b>Package Cross Section Yes/No:</b>	N/A
<b>Assembly Process Flow:</b>	49-10011
<b>Name/Location of Assembly (prime) facility:</b>	Anam- KOREA

<b>ELECTRICAL TEST / FINISH DESCRIPTION</b>	
<b>Test Location:</b>	Cypress Philippines (CML-R)
<b>Fault Coverage:</b>	100%

**Note:** Please contact a Cypress Representative for availability of other packages.

**RELIABILITY TESTS PERFORMED PER SPECIFICATION REQUIREMENTS**

Stress/Test	Test Condition (Temp/Bias)	Result P/F
Electrostatic Discharge Human Body Model (ESD-HBM)	2,200 V MIL-STD-883, Method 3015.7	P
Electrostatic Discharge Charge Device Model (ESD-CDM)	500V Cypress Spec. 25-00020	P
Temperature Cycle	MIL-STD-883C, Method 1010, Condition C, -65 °C to 150 °C Precondition: JESD22 Moisture Sensitivity MSL-3 192 Hrs., 30°C/60 %RH+3IR-Reflow, 220 °C+5, -0 °C	P
High Temperature Operating Life Early Failure Rate	Dynamic Operating Condition, Vcc Max = 3.8V, 125 °C	P
High Temperature Operating Life Latent Failure Rate	Dynamic Operating Condition, Vcc Max = 3.8V, 125 °C	P
Pressure Cooker	121 °C, 100 %RH Precondition: JESD22 Moisture Sensitivity MSL 3 192 Hrs, 30C/60 %RH+3IR-Reflow, 220 °C+5, -0 °C	P
Aged Bond Strength	200 °C, 4 Hrs MIL-STD-883, Method 883-2011	P
Static Latchup	121 °C, 10.0 V ± 300 mA In accordance with JEDEC 17. Cypress Spec. 01-00081	P
Acoustic Microscopy, MSL-3	Cypress Spec. 25-00104	P
High Temperature Storage	150 °C ± 5 °C, No Bias	P

### RELIABILITY FAILURE RATE SUMMARY

Stress/Test	Device Tested/ Device Hours	# Fails	Activation Energy	Thermal AF <sup>4</sup>	Failure Rate
High Temperature Operating Life Early Failure Rate <sup>1</sup>	1002	0	N/A	N/A	0 PPM
High Temperature Operating Life <sup>1,2</sup> Long Term Failure Rate	656,204	0	0.70	55	25 FITs

<sup>1</sup> The product does not require a production burn-in.

<sup>2</sup> An ambient temperature of 55 °C and a junction temperature rise of 15 °C are assumed.

<sup>3</sup> Chi-squared 60% estimations are used to calculate the failure rate.

<sup>4</sup> Thermal Acceleration Factor is calculated from the Arrhenius equation...

$$AF = \exp \left[ \frac{E_A}{k} \left[ \frac{1}{T_2} - \frac{1}{T_1} \right] \right]$$

where:

$E_A$  = The activation energy of the defect mechanism.

$k$  = Boltzman's Constant =  $8.62 \times 10^{-5}$  eV/Kelvin

$T_1$  = The junction temperature of the device under stress and  $T_2$  = the junction temperature of the device at use conditions.

## Reliability Test Data

QTP #: 024307

<i>Device</i>	<i>Fab Lot #</i>	<i>Assy Lot #</i>	<i>Assy Loc</i>	<i>Duration</i>	<i>Samp</i>	<i>Rej</i>	<i>Failure Mechanism</i>
<b>STRESS: ACOUSTIC – MICROSCOPE MSL3</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	COMP	15	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-EARLY FAILURE RATE, 125C, 3.8V, Vcc Max</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	96	1002	0	
<b>STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-LATENT FAILURE RATE, 125C, 3.8V, Vcc Max</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	168	180	0	
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	500	180	0	
CY2DP3140I (7B8314A)	4306669	610317907	PHIL-M	168	184	0	
CY2DP3140I (7B8314A)	4306669	610317907	PHIL-M	500	184	0	
CY2DP3140I (7B8314A)	4306669	610317907	PHIL-M	675	184	0	
<b>STRESS: AGE BOND STRENGTH</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	COMP	5	0	
CY2DP3140I (7B8314A)	4306669	610317907	PHIL-M	COMP	4	0	
CY2PP326A1 (7B8326A)	4306670	610324358	KOREA-Q	COMP	30	0	
<b>STRESS: STATIC LATCH-UP TESTING, 125C, 10.0V, +300mA</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	COMP	3	0	
CY2PP326A1 (7B8326A)	4306670	610324358	KOREA-Q	COMP	3	0	
<b>STRESS: ESD-HUMAN BODY CIRCUIT PER MIL STD 883, METHOD 3015, 2,200V</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	COMP	9	0	
CY2DP3140I (7B8314A)	4306669	610317907	PHIL-M	COMP	9	0	
CY2PP326A1 (7B8326A)	4306670	610324358	KOREA-Q	COMP	9	0	
<b>STRESS: ESD-CHARGE DEVICE MODEL, 500V</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	COMP	9	0	
CY2DP3140I (7B8314A)	4306669	610317907	PHIL-M	COMP	9	0	
CY2PP326A1 (7B8326A)	4306670	610324358	KOREA-Q	COMP	9	0	
<b>STRESS: HIGH TEMPERATURE STORAGE, PLASTIC, 150C, No Bias</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	500	50	0	
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	1000	50	0	

## Reliability Test Data

QTP #: 024307

<i>Device</i>	<i>Fab Lot #</i>	<i>Assy Lot #</i>	<i>Assy Loc</i>	<i>Duration</i>	<i>Samp</i>	<i>Rej</i>	<i>Failure Mechanism</i>
<b>STRESS: PRESSURE COOKER TEST, 121C, 100%RH, PRE COND 192 HR 30C/60%RH, MSL3</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	168	50	0	
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	288	50	0	
<b>STRESS: TC COND. C -65C TO 150C, PRECONDITION 192 HRS 30C/60%RH, MSL3</b>							
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	300	50	0	
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	500	49	0	
CY2DP3110AI (7B83110A)	4250487	610308689/90/1	KOREA-Q	1000	49	0	

## Reliability Test Data

QTP #: 015104

Device	Fab Lot #	Assy Lot #	Assy Loc	Duration	Samp	Rej	Failure Mechanism
--------	-----------	------------	----------	----------	------	-----	-------------------

STRESS: HIGH TEMP DYNAMIC OPERATING LIFE-LATENT FAILURE RATE, 125C, 3.8V, Vcc Max

(7B95322AC-LATC)	4225782	610248639/40/4	SEOL-L	168	177	0	
(7B95322AC-LATC)	4225782	610248639/40/4	SEOL-L	500	176	0	
(7B95322AC-LATC)	4225782	610248639/40/4	SEOL-L	1000	173	0	
(7B95322AC-LATC)	4221876	340200102/3/4	SEOL-L	168	180	0	
(7B95322AC-LATC)	4221876	340200102/3/4	SEOL-L	500	179	0	
(7B95322AC-LATC)	4221876	340200102/3/4	SEOL-L	1000	177	0	
(7B95322AC-LATC)	4222115	610243315/6/32	SEOL-L	168	179	0	
(7B95322AC-LATC)	4222115	610243315/6/32	SEOL-L	500	178	0	