

# Improving the Accuracy and Efficiency of Junction Capacitance Characterization: Strategies for Probing Configuration and Data Set Size

Dermot MacSweeney, *Member, IEEE*, Kevin G. McCarthy, *Member, IEEE*, Liam Floyd, Russell Duane, Paul Hurley, James A. Power, *Senior Member, IEEE*, Sean C. Kelly, and Alan Mathewson, *Senior Member, IEEE*

**Abstract**—In this paper, the on-wafer measurement of junction depletion capacitance is examined. This work provides an in-depth discussion of possible probing configurations which can be used. It outlines a method to consistently measure the junction capacitances accurately. The results from this method compare favorably with those extracted using S-parameter measurements. Additionally, methods are formulated to reduce the number of data points required for parameter extraction while at the same time maintaining a high model accuracy.

**Index Terms**—Bipolar and BiCMOS processes, bipolar transistors, capacitance measurement, parameter estimation.

## NOMENCLATURE

$\tau_{PD}$	Propagation delay of a logic circuit.
$\tau_F$	Forward transit time.
$f_T$	Cutoff frequency.
$R_B$	Base parasitic series resistance.
$R_E$	Emitter parasitic series resistance.
$R_C$	Collector parasitic series resistance.
$R_L$	Load resistance of logic gate.
$C_{BCi}$	Intrinsic base-collector junction capacitance.
$C_{BCx}$	Extrinsic base-collector junction capacitance.
$C_{BE}$	Base-emitter junction capacitance.
$C_{CS}$	Collector-substrate junction capacitance.
$C_D$	Base-emitter junction diffusion capacitance.
$C_L$	Load capacitance of logic gate.
$g_M$	Transconductance.

## I. INTRODUCTION

THE MEASUREMENT and modeling of bipolar depletion capacitances is very important for modern bipolar circuit simulations. For many bipolar device and circuit parameters, the depletion capacitances are critical. The cutoff frequency,  $f_T$ , can be simplified to [1]:

$$2\pi f_T = \left[ \tau_F + \frac{C_{BE} + C_{BC}}{g_m} + C_{JC}R_C \right]^{-1}. \quad (1)$$

Manuscript received June 7, 2002; revised February 14, 2003.

D. MacSweeney is with Cypress Semiconductor, Cork, Ireland (e-mail: dfm@cypress.com).

K. G. McCarthy is with the Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland (e-mail: k.mccarthy@ucc.ie).

L. Floyd, R. Duane, P. Hurley and A. Mathewson are with the National Microelectronics Research Centre, University College Cork, Cork, Ireland (e-mail: lfloyd@nmrc.ie; rduane@nmrc.ie; phurley@nmrc.ie; amathews@nmrc.ie).

J. A. Power and S. C. Kelly are with the Analog Devices, Limerick, Ireland (e-mail: seamus.power@analog.com; sean.kelly@analog.com).

Digital Object Identifier 10.1109/TSM.2003.811577

The recent increase in communication services and higher bandwidth applications has spawned a multitude of high speed data communication systems. Bipolar current mode logic (CML) is commonly used in these applications. It has been shown that the minimum delay of a CML gate can be approximated as [2]:

$$\tau_{PD} = 0.69 \left[ \frac{R_E + R_B}{1 + g_m R_E} C_{BE} + R_B C_{BCi} \right. \\ \times \left( 1 + \frac{g_m(R_E + R_C)}{1 + g_m R_E} \right) + (R_E + R_C) \\ \left. \times (C_{BCi} + C_{BCx} + C_{CS}) + R_L C_L \right]. \quad (2)$$

Also the collector-substrate capacitance  $C_{SC}$  is important in the modeling of mixed-signal circuits [3] and as the operating frequency of integrated circuits (ICs) is increased and higher resistivity substrates are being used, more complex substrate models are required [4], [5]. Thus, an accurate value for  $C_{SC}$  must be obtained.

Hence, it is essential that the capacitance–voltage ( $C$ – $V$ ) characteristics of bipolar devices be measured and interpreted correctly. While other methods have been proposed, small-signal measurements using an LCR meter are still the most common. S-parameters is another technique being proposed while a dc method has also been proposed [6]. The latter method requires a double-base test structure for the measurement, an additional test structure to de-embed parasitic capacitances and the method has only been demonstrated for the measurement of the base-emitter depletion capacitance.

Although there are many excellent texts on the setup of capacitive measurement test systems [7], [8, Ch. 12], very little has been published in the area of depletion capacitance measurements for bipolar devices. Fig. 1 shows two possible probing configurations which are commonly used to measure the junction capacitance (in this case, the base-collector). For the two-probe configuration the “Hi” and the “Lo” terminals of the  $C$ – $V$  meter are connected to the collector and base, respectively. In the case of the four-probe configuration the Hi and the Lo connections are the same but now the emitter and the substrate are connected to the ground of the  $C$ – $V$  meter. Included in this figure is a test structure called a “dummy” which is used to remove on-wafer parasitics. A set of equivalent circuits representing each probing configuration is also shown. Fig. 2(a) shows the




Fig. 1. (a) Two-probe and (b) four-probe methods for measuring base-collector capacitance. (c) Dummy structure and (d)–(g) example three-terminal capacitance connections [the four-probe configuration is represented by (d), (e) and the two-probe configuration is represented by (f), (g)].

measured capacitance (the parasitics have been removed) for a transistor<sup>1</sup> using the two configurations. Fig. 2(b) shows the measured capacitance for a dummy structure using the two configurations. It is clear that there is a considerable difference between the results. The two probe measurement is commonly used in industry.

This work shows that the two probe configuration produces inaccurate results. In addition, it shows how the four-probe measurement is more accurate and also does not require dummy structures for the measurement of the base-emitter and the base-collector capacitances. The scaling of capacitance with area is also shown to be excellent with this method. The results for this work are verified on devices from both BiCMOS processes and dedicated bipolar processes.

For volume data collection it is important to minimize data set size while maintaining the accuracy of the extracted parameters. This work provides a formal procedure to achieve this goal. It presents a novel technique based on bootstrapping which determines the minimum required data set for parameter extraction.

<sup>1</sup>The data is from structures with arrays of 10 devices.

## II. MEASUREMENT RESULTS

In this work, an Agilent LCR meter was used [9]. In order to characterize the repeatability of the measurement system, the base-emitter depletion capacitance was measured 1000 times at a single bias voltage. The standard deviation of the measured data was found to be 0.1fF which shows that the LCR meter produces very repeatable results.

### A. Calibration and De-Embedding

Calibration is the term given for the correction of the measurement system errors and de-embedding is the term given to the removal of on-wafer parasitics.

In order to account for errors introduced by the measurement system such as cabling, needles, etc., an open calibration is performed. Previously, this open calibration has been performed with the probe needles down on the dummy structure. It was assumed that this would allow both the calibration and the de-embedding to be performed simultaneously. This method has a number of disadvantages.

- 1) Due to large variations in substrate characteristics, the calibration/de-embedding must be performed at each site




Fig. 2. (a) Measured  $C_{BC}$  capacitance using two-probe (the data here is the two-probe DUT measurement minus the two-probe dummy measurement) and four-probe methods. (b) Measured  $C_{BC}$  dummy capacitance using two-probe and four-probe methods.

[10]. The calibration itself takes over 1 minute so this method is very time consuming.

- 2) For some processes, there can be silicon depletion under the bondpad, which will cause a bias dependence on the bondpad capacitance as shown in Fig. 3(a). The open calibration will not account for this, and thus, causes errors in the measurement of the bias dependence of the device depletion capacitance as is shown in Fig. 3(b).

Hence, it is preferable to perform a calibration with the probes in the air and then to measure the dummy structure (including its bias dependence) at each site for de-embedding purposes.

### B. DUT Parasitics

In Section II-A, the separation of the calibration and de-embedding procedures was outlined. Fig. 1 showed the different probing configurations that are possible and Fig. 2 showed the different results that are obtained for the base-collector dummy measurement. The bondpad capacitance for the base-emitter dummy was measured using both configurations. Fig. 4 shows a simplified cross-sectional diagram of the dummy structures in




Fig. 3. (a) Bias dependence of  $C_{SC}$  de-embedding structure due to silicon depletion. (b) Capacitance of collector-substrate junction using “open” de-embedding and correct de-embedding.

the case of both configurations. Only three terminals are shown here for clarity. From Fig. 4(b) it is clear that a path to ground has been formed through the substrate for the four-probe configuration and so the measured capacitance is zero. When the DUT is subsequently connected, this will still be true. Thus, the four-probe configuration will still remove the parasitic elements and so for this junction it is not necessary to measure the dummy structures to account for the DUT parasitics using the four probe method. In the case of the two-probe measurement, the measured capacitance is not what is expected (79fF was measured but the expected value was 466fF based on bondpad area and oxide thickness). This is because the capacitance of the wafer chuck is coupled into the measurement. A model for the chuck was constructed and this model fitted the measured data very well. It is clear from the measurement of the bondpad capacitance that the four-probe method is more robust in terms of measurement setup and also required less de-embedding.

### C. Device Measurements

Even when dummy structures are used for the two probe method it will still produce erroneous results as was shown




Fig. 4. Cross-sectional model for (a) two-probe and (b) four-probe measurements of dummy capacitance.

in Fig. 2. The reason is that the bondpad capacitance can still be coupled into the measured capacitance via another junction when two probes are used (This has been found to be the case with the collector-substrate capacitance and in some processes the base-collector capacitance. In all the processes considered to date this has not been the case for the base-emitter capacitance).

Fig. 5(a) shows the measurements that are obtained for both configurations for the collector-substrate capacitance.<sup>2</sup> Again, it is clear that there is a considerable difference between the two methods for the measurement of  $C_{SC}$ . In order to explain these differences a three-terminal device is considered for simplicity. It has a junction capacitance  $C_X$  to be measured, which has associated stray capacitances  $C_Y$  and  $C_Z$ , as shown in Fig. 1(d)–(g) [11]. If the stray capacitances are allowed to float (two-probe) as shown in Fig. 1(f), then the  $C$ - $V$  meter will

<sup>2</sup>This data is from a double polysilicon self-aligned NPN BJT from an Analog Devices submicron BiCMOS process.




Fig. 5. (a) Measured  $C_{SC}$  capacitance using two-probe and four-probe methods (the dummy structure capacitances have been subtracted), (b) measured and modeled four-probe data.

measure the series combination of  $C_Y$  and  $C_Z$  in parallel with  $C_X$ . If, however, the stray capacitance are connected to ground (four-probe) as shown in Fig. 1(d), the true capacitance will be measured. Hence, it is expected that the two-probe method will overestimate the capacitance. This is what has occurred in the measurement of  $C_{SC}$  shown in Fig. 5(a). This result has been validated on several processes.

The model is applied to the  $C_{SC}$  measurement and is shown in Fig. 1. It has a junction capacitance  $C_{SC}$  to be measured, which has associated stray capacitances  $C_{BP}$  (bondpad capacitance) and  $C_{BC}$ , as shown in Fig. 1(e) and (g). This equivalent circuit predicts that the substrate-collector capacitance measured with two probes ( $C_{SC(2-probe)}$ ) will overestimate the true value  $C_{SC}$ , according to the following expression:

$$C_{SC(2-probe)} = C_{SC} \parallel \{C_{BC} \oplus C_{par}\} \quad (3)$$

where, we use the symbol  $\oplus$  to denote a series combination,  $\parallel$  to denote a parallel combination and  $C_{SC}$  and  $C_{BC}$  are the true values of capacitance. As  $C_{SC}$  and  $C_{BC}$  are measured independently using the four-probe technique, this relationship can be




Fig. 6. Comparison between measured  $C_{BC}$  using two-probe, four-probe, and S-parameter measurements.




Fig. 8. Measured  $C_{BC}$  and  $C_{BC}$  simulated from parameters extracted from selected points.




Fig. 7. Scaling of  $C_{SC}$  and  $C_{BC}$  extracted using the four-probe method.

tested. This is shown in Fig. 5(b) for two devices with different areas. It is clear that an excellent fit is obtained.

To further validate the method,  $C_{BC}$  was extracted from S-parameter measurements. The device under test used ground-signal-ground structures and an open structure was used for de-embedding. The network analyzer was calibrated using short open load thru (SOLT) calibration on a Impedance Standard Substrate [10], [12]. Transforming the data to Y-parameters,  $C_{BC}$  can be determined from  $-\text{Im}\{y_{12}\}/\omega$ . Fig. 6 shows the measured  $C_{BC}$  over voltage bias. Also included in this figure are the results obtained using the two-probe and the four-probe methods. It is clear that the S-parameter method agrees well with the four-probe method while the two-probe method over-estimates the actual capacitance of the junction.

### III. SCALING OF THE CAPACITANCES

Fig. 7 shows that the extracted zero-bias junction capacitances scale very well with emitter area. For greater accuracy each of the three depletion capacitances can be divided into their area and perimeter components. These components can be extracted by using appropriately scaled test structures. It is recommended that the devices have a large difference in




Fig. 9. Histogram of the extracted data for  $C_{JC0}$  for 500 bootstrap simulations selecting 5 data points.

their area to perimeter ratios. Using the techniques which have already been outlined, very accurate scalable models have been obtained. In addition to these components sidewall spacers can make a significant contribution to the junction capacitances [13]. This is modeled in some of the latest bipolar models such as HiCUM [14] and can be extracted by extending the method for the area and perimeter capacitances.

### IV. BOOTSTRAPPING TECHNIQUE

Once the parameter extraction strategy has been formulated, the next step is to determine the minimum size data set which can be used while maintaining the accuracy of the extracted parameters. This work provides a formal procedure to achieve this goal.

The bootstrapping technique is a data-based simulation method for statistical inference [15]. The basic principle is that when a regression fit is performed, the fitted error at each point is recorded. These are then resampled (with replacement) to provide “new” data and parameter values are extracted for each set of new data. In this way a confidence interval for the extracted parameter value can be determined. This method uses




Fig. 10. Boxplot of extracted  $C_{JC0}$  using data sets of different sizes.




Fig. 11. Mean and normalized standard deviation of extracted  $C_{JC0}$ .

iteration to replace what may otherwise be a very complex mathematical problem. For our purposes the bootstrapping technique has to be adapted as the number of iterations in the original technique is dependent on the data set size, e.g, for 3 points, there are only  $3^3$  combinations.

The simplest way to explain the modified technique is by outlining how it is applied to a specific parameter, for example, the zero bias base-collector depletion capacitance,  $C_{JC0}$ . In this example a confidence interval for a data set size of 5 is estimated. First, a large data set (“base line” dataset) is measured (540 points in this example). This is then split into five ranges as shown in Fig. 8 (only a subset of the data points measured are shown for clarity). Random sampling is then employed to create many “new” data sets, each with a size of 5. A constraint is placed on the sampling to ensure that there is a reasonable spacing between sampled points (there must be at least a space of half a range between selected points). Fig. 8 highlights one data set which was selected. The fit which was obtained using the sampled data is shown in this graph.

This procedure was run 500 times and the distribution of extracted  $C_{JC0}$  values using five data points is shown in Fig. 9 (a normal distribution curve is superimposed). From the distribution, the standard deviation normalized to the mean was found to be 0.44%. This is quite small and indicates that five




Fig. 12. Normalized standard deviation of extracted  $m_{JC}$ .




Fig. 13. Normalized standard deviation of extracted  $C_{JE0}$  using data sets measured using 1, 2, and 3 averaging.

TABLE I  
COMPARISON BETWEEN THE STANDARD DEVIATIONS ( $\sigma$ ) FOR MEASURED AND BOOTSTRAP DATA—NORMALIZED TO THE MEAN EXTRACTED VALUE FOR THE EQUIVALENT DATA SET SIZE AND EXPRESSED IN %

	Number of Points	$\frac{\sigma_{C_{JE0}}}{C_{JE0}}$	$\frac{\sigma_{m_{JE}}}{m_{JE}}$
Measured	2	0.234	4.145
	3	0.159	2.730
Bootstrap	2	0.251	4.092
	3	0.189	2.411

data points should be enough points to provide consistent estimates of  $C_{JC0}$ . This procedure can easily be repeated for sampled data sets of different sizes and the results of this are shown in the boxplot of Fig. 10.

It is also possible to calculate the mean ( $\mu$ ) and standard deviations ( $\sigma$ ) for these distributions. These are shown in Fig. 11 (the standard deviation has been normalized w.r.t. the extracted mean for each data set size used in the bootstrapping procedure). It can be seen from this figure that while the mean parameter value is constant, the standard deviation of the extracted values decreases dramatically as the data set size is increased. Hence, the bootstrapping technique can be used to determine the data set size required for parameter extraction methods. Assuming,

TABLE II

COMPARISON BETWEEN THE STANDARD DEVIATION “MEASURED” BY THE BOOTSTRAP TECHNIQUE AND THAT CALCULATED FROM STATISTICAL THEORY (ASSUMING THE VARIATION DECREASES WITH THE SQUARE ROOT OF THE NUMBER OF AVERAGES TAKEN)

Number of Points	Averaging 1 (fF)		Averaging 2 (fF)		Averaging 3 (fF)	
	From Bootstrap	Theory	From Bootstrap	Theory	From Bootstrap	Theory
4	0.1064	0.0752	0.0709	0.0752	0.0622	0.0614
5	0.0908	0.0642	0.0611	0.0642	0.0515	0.0524
10	0.0546	0.0386	0.0415	0.0386	0.0323	0.0315
20	0.0396	0.0280	0.0272	0.0280	0.0220	0.0229

for example, that the devices being characterized come from a process with an expected variability of 10%, then we should ensure that any variability introduced by the parameter extraction method is well below this level, e.g., less than 1%. The bootstrapping technique just outlined can be used to choose a measurement data set size to meet this requirement.

In the SPICE Gummel-Poon model the classical depletion capacitance equations are used. In order to obtain the parameters  $C_{J0}$ ,  $m_J$  and  $V_J$ , an optimization must be performed. It is seen when performing this optimization that  $m_J$  and  $V_J$  are strongly interdependent. Therefore, more robust results should be obtained by setting  $V_J$  to an appropriate constant value and then extracting  $C_{J0}$  and  $m_J$  using linear regression. Fig. 12 shows that this is indeed the case, i.e., for four data points the variability shows an improvement by a factor of 7 compared to the case where  $V_J$  is unconstrained.

A dataset of three bias points was measured a thousand times and the associated parameters were extracted each time. Table I shows the normalized standard deviation which was obtained using this measured data (for  $C_{BE}$ ) and compares them with the results from the bootstrap method. It is clear that the bootstrap method predicts the variation in extracted parameters very well. In addition, a further verification method was used. The LCR meter allows internal averaging to achieve greater accuracy, i.e., if averaging is set to 3, the average capacitance value of three measurements is returned. For further verification of the bootstrap method, three baseline measurements (540 points) were taken with averaging set to 1, 2, and 3. Fig. 13 shows the normalized standard deviation obtained using the bootstrap technique for different averaging conditions on the LCR meter. From statistical theory, the standard deviation should decrease with the square root of the averaging number. For example, the standard deviation for averaging set to 3 should be  $\sqrt{3}$  times smaller than that of the averaging set to 1. Table II shows the results from the bootstrap and that predicted by this theory (there is no “theory” column for the “Averaging 1” case because it is the basic measurement on which the other cases are based). It is clear that the results are very similar (only a 1.3% error between the bootstrap result and the theory for the case of four data points and averaging set to 3), further verifying the validity of this method.

## V. CONCLUSION

The on-wafer measurement of junction depletion capacitance has been described in detail and the errors which can occur have been identified and explained. This has led to a greater understanding of measured results. A four-probe method has been adopted which gives consistent results for devices from different

processes and shows very good agreement with results from high frequency measurements. In addition, a novel technique which determines the minimum required data set for parameter extraction has been described and verified in detail.

## REFERENCES

- [1] P. Ashburn, *Design and Realization of Bipolar Transistors*. New York: Wiley, 1988.
- [2] M. Alioto and G. Palumbo, “CML and ECL: Optimized design and comparison,” *IEEE Trans. Circuits Syst. I*, vol. 46, pp. 1330–1341, Nov. 1999.
- [3] W. Sansen, “SoC design from a mixed signal perspective,” in *Proc. ESSCIRC*, Sept. 2001, pp. 2–5.
- [4] M. Pfost, H.-M. Rein, and T. Holzwarth, “Modeling of the substrate effect in high-speed si-bipolar IC’s,” in *Proc. Bipolar Circuits and Technology Meeting*, Sept. 1995, pp. 182–185.
- [5] H.-M. Rein, “Basic SiGe bipolar IC’s for 40 Gb/s optical-fiber links—Design and realization,” in Educational Session Notes: IEEE Custom Integrated Circuits Conf., May 2001, no. E3-4.
- [6] K. Joardar, “A new technique for measuring junction capacitance in bipolar transistors,” in *Proc. Bipolar Circuits and Technology Meeting*, Sept. 1995, pp. 133–136.
- [7] M. Honda, *The Impedance Measurement Handbook*, second ed: Agilent Technologies, 2000.
- [8] E. H. Nicollian and J. R. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*. New York: Wiley, 1981.
- [9] “HP 4284A Precision LCR Meter Operation Manual,” Agilent Technologies Part Number 04 284-90 000, 1994.
- [10] P. J. Van Wijnen, *On the Characterization and Optimization of High-Speed Silicon Bipolar Transistors*. Delft, The Netherlands: Univ. of Delft, 1992.
- [11] D. K. Schroder, *Semiconductor Material and Device Characterization*. New York: Wiley, 1990.
- [12] *Microwave Wafer Probe Calibration Constants HP 8510 Network Analyzer Input Instruction Manual*, Cascade Microtech.
- [13] K. Inoh, H. Nii, S. Yoshitomi, C. Yoshino, H. Furaya, H. Nakajima, H. Sugaya, H. Naruse, and Y. Katusmata, “Limitations of double polysilicon self-aligned bipolar transistor structure,” in *Proc. ESSDERC*, Sept. 1997, pp. 528–531.
- [14] M. Schröter, H.-M. Rein, W. Rabe, R. Reimann, H.-J. Wassener, and A. Koldehoff, “Physics- and process based bipolar transistor modeling for integrated circuit design,” *IEEE J. Solid-State Circuits*, vol. 34, pp. 1136–1149, Aug. 1999.
- [15] B. Efron and R. J. Tibshirani, *An Introduction to the Bootstrap*. Boca Raton, FL: Chapman & Hall, 1993.



**Dermot MacSweeney** (M’02) was born in Cork, Ireland. He received the B.E. and M.Eng.Sc. degrees in electrical engineering from University College Cork (UCC), Cork, Ireland.

He is currently working in the New Product Development (NPD) Division of Cypress Semiconductor where he is a senior design engineer. His main interests are in the design of high-speed systems for application in broad-band communication, specifically for SONET and Ethernet applications. He also works on the modeling of SiGe bipolar devices at very high speeds. Previously, he worked in UCC where his main interests were in compact modeling and parameter extraction. His research involved the development of subcircuit models, the analysis of high frequency effects, efficient parameter extraction techniques, and statistical analysis of bipolar devices.



**Kevin G. McCarthy** (M'97) received the B.E., M.Eng.Sc., and Ph.D. degrees from University College Cork (UCC), Cork, Ireland, in 1982, 1986, and 1992, respectively.

He joined the academic staff of the Department of Electrical and Electronic Engineering, UCC, in October 2000, where his primary research interests are in communications and microelectronic devices for communications, especially RF and mixed-signal devices and circuits. From 1993 to 2000, he was a senior research scientist at the National Microelectronics Research Centre (NMRC), Cork, Ireland, where he was involved in the simulation of advanced MOSFET and bipolar devices for digital and analogue applications including yield and reliability analysis. Before joining the NMRC, he worked with Analog Devices, Limerick, Ireland, in product engineering and CAD engineering roles.

**Liam Floyd** received the M.Sc. degree in mathematics/mathematical physics from University College Cork (UCC), Cork, Ireland, in 1989.

He is a researcher at the National Microelectronics Research Centre, Ireland, and has authored/co-authored 10 papers in the general area of electrical characterization. He also teaches undergraduate Applied Mathematics modules at UCC.



**Russell Duane** received the B.Eng. degree from University College Cork, Cork, Ireland, and the M. Eng.Sc and Ph.D. degrees from the National Microelectronics Research Centre (NMRC), Cork, Ireland. His Ph.D. thesis investigated novel device structures and characterisation methods for memory applications.

His current interest in the NMRC is developing novel silicon devices, characterization methodologies and models for a wide range of applications including memory, RF, biosensing, and optical

sensing applications.

**Paul Hurley** received the first class honors degree in electronic engineering and the Ph.D. degree for work in the area of polysilicon films used in active matrix liquid crystal displays from the University of Liverpool, Liverpool, U.K., in 1985 and 1990, respectively.

From 1990 to 1992, he worked as a research associate at the University of Liverpool, with research activities focused on the material and electrical properties on various silicon-on-insulator technologies. In 1992, he joined the National Microelectronics Research Centre (NMRC) working in the area of advanced CMOS process characterization. Recent research activities have included: the characterization of high dielectric constant (high-k) films by a novel ultraviolet assisted CVD technique, and the study of interface defects between silicon and high-k films. Other research activities have included the development of theoretical models for the  $C-V$  response of integrated capacitors in analogue MOS applications, novel silicon-oxide interface effects in submicron CMOS processes, silicides in submicron CMOS processes, characterization of DRAM capacitor cells, electrical properties of polycrystalline silicon and low frequency ( $1/f$ ) noise in small geometry MOSFETs. He is currently a senior research scientist at the NMRC, and has published more than 50 technical papers related to the various research activities in international conferences and journals.

**James A. Power** (M'89–SM'01) received the B.E., M.Eng.Sc., and Ph.D. degrees in microelectronics degrees from University College Cork, Cork, Ireland, in 1986, 1988, and 1991, respectively.

From 1986 to 1993, he was a Research Scientist at the National Microelectronics Research Centre, Cork, Ireland, where his responsibilities included device modeling, device characterization, parameter extraction and developing statistical circuit design methodologies. From 1993 to 1996, he was Division Manager for Device Characterization at Silvaco Data Systems, CA, where he was responsible for the development of commercial software tools for device characterization and modeling. Since 1996, he has been Device Modeling Manager for Analog Devices B.V., Limerick, Ireland, working in the areas of process development, design rule generation and device modeling for various submicron mixed signal CMOS, BiCMOS, and BCDMOS processes.

**Sean C. Kelly** was born in Derry, Northern Ireland, U.K., in 1968. He studied electrical and electronic engineering and graduated from the Queens University, Belfast, Northern Ireland, U.K., in 1989.

From 1989 to 1993, he worked on the development of radiation hard, silicon-on-sapphire and silicon-on-insulator processes at GEC Plessey Semiconductors, Lincoln, U.K. In 1993, he joined Analog Devices, Limerick, Ireland where he works as a senior device modeling engineer. His interests include RF device modeling and characterization of active and passive circuit elements.



**Alan Mathewson** (M'96–SM'97) received the B.Sc. degree from the University of Newcastle, Newcastle upon Tyne, U.K., in 1978, and the Ph.D. degree in CMOS compatible APD Arrays from University College Cork (UCC), Cork, Ireland. He worked for Plessey Research, Caswell, U.K., and Racal Research Limited, Reading, U.K., until 1982 when he joined the National Microelectronics Research Centre (NMRC), Cork, Ireland. He is now an Assistant Director of the Irish National Microelectronics Research Centre, where he is

responsible for work on the development of novel technology applications and advanced process technology modules. Currently, he is technically responsible for the Transducers research group within NMRC. This involves technical management of a broad spectrum Si-based technology activities, including mixed signal circuit design, novel Si device architecture and MEMS design, Si technology research, technology characterization, reliability and process qualification as well as participating in nano/biotechnology development and has had responsibility for lecturing at UCC on solid state/semiconductor device physics at postgraduate and undergraduate level. He has contributed to more than two hundred publications in peer reviewed specialty journal and conference proceedings.

Dr. Mathewson is a member of SPIE.