Optimize Inter-processor Communication in Dual Baseband Dual Mode Handsets

By (Ming Hoong Chong, Product Marketing Engineer, Cypress Semiconductor Corp.)

Executive Summary

The onset of HSPA capable handsets, combined with improved video and data content quality, brews a perfect storm for many inter-processor communication architectures. Traditional interconnects can no longer support data throughputs in line with baseband processor capabilities and future mobile communication standards. Here’s why multi-port interconnects may be a viable solution.

With the onset of globalization, world travel today is prevalent be it for business or leisure; and with travel comes the process of planning to carry the basic essentials and gadgets for the trip. Today’s mobile handsets, thankfully, make it redundant to carry such other gadgets as MP3 players, portable navigation devices, cameras and handheld video games. With more than 1 billion units shipped annually, a mobile handset is now one of the basic necessities that people cannot leave home without. However, the phone is not of much use when it does not work in the destination country.

For example, Japan and Korea support a different standard (CDMA and FOMA) than most of Europe, which only supports GSM. Many other countries support both standards (GSM and CDMA) and it depends on the carrier subscribed to. A single handset, therefore, cannot be used worldwide. Many travelers carry two phones or buy a new Subscriber Identification Module (SIM) card at the airport whenever they are on travel, emailing the new number to their friends and colleagues.

This disconnect has given rise to Dual Baseband Dual Mode (DBDM) handsets that promise true operability worldwide as handset manufacturers compete to provide their users with the desired "global" roaming ability. A DBDM handset is a single handset that has 2 separate baseband processors. These handsets usually contain 2 slots for inserting a SIM card for use with GSM channels and Removable User Identification Module (RUIM) for use with CDMA channels. Phones that already have CDMA capabilities on board, however, might only provide one slot for inserting a GSM SIM card. Current major handset manufacturers that tout "World Phones" include Research In Motion (RIM), Samsung, LG, Motorola, and others.

Apart from processing their intended CDMA or GSM signals, each baseband processor is also given specific tasks to perform in the phone. These range from such simple applications as operating the keypad and LEDs to such complex functionalities as operating the LCD screen, camera, and video processing. With two separate processors receiving signals and various other applications split between them, data must be transferred between the processors in an efficient way to prevent delays for the end user, and have little or no impact on battery life. With the introduction of high resolution handset cameras and video streaming in handsets, we see larger file sizes and higher data rates that further amplify the need for efficient data handling between separate processors. How often have we been frustrated by our handsets "freezing" when accessing stored pictures or videos?

With telecommunication technology improving by leaps and bounds, no longer is air data transfer in the Kbps range as the 2.5/2.75G phones of yesteryears. Today’s 3.5G HSPA capable phones require data transfer in the Mbps range. Future mobile communication standards that are currently in trials like WiMax, WiBro, LTE and UMB will further push the boundaries of data transfer. To match the increased speed dictated by these new standards, processors have increased in processing power and cellular networks have been upgraded to handle this exponential increase in data transfer.

Published in Mobile Handset DesignLine (http://www.mobilehandsetdesignline.com) March 2008
Nevertheless, with the increase in processing power of baseband processors and the increase data capabilities of cellular networks, there remains an antiquated architecture within the handset that is limiting the handset's capability to perform at an optimum - the interprocessor communication architecture. This portion of the telecommunication ecosystem has been lagging behind compared to the exponential technological growth of the cellular handset industry. Currently, we have baseband and application processors that are capable of many Million Instructions per Second (MIPS) and data rates achieving 10Mbps or more for HSPA capable phones. However, with all the focus placed on processor capabilities and wireless data rates, the communication between processors has been a high profile bottleneck. This problem is faced by numerous handset designers that have the latest and greatest processors and chipsets to work with but cannot seem to increase the performance of their devices.

Current Solutions and their shortcomings

Current handset architectures today use various means of interprocessor communication. The popular direct interfaces currently in use include SPI, I2C, UART, and USB.

Although SPI is capable of data rates of above 20Mbps, there is no uniform specification for SPI and thus it is very dependent on the processor used. Typical SPI of baseband processors are approximately 16Mbps. With various baseband manufacturers producing their own proprietary products, the diverse SPI interfaces on separate baseband processors pose a daunting challenge for designers to pair two baseband processors successfully and achieve the optimum SPI speeds.

On the other hand, although the latest I2C specification calls for a high speed mode with throughputs up to 3.4Mbps, most devices available today are only capable of supporting data rates of between 400Kbps and 1Mbps. At these speeds, I2C is slow for telecommunication needs of today.

The third type of interconnect used in handsets is UART. UART typical data rate is approximately 1.5Mbps and a High Speed UART is capable of up to 5Mbps. However, such data rates are insufficient for high bandwidth interprocessor communication.

One of the more popular interconnect method is via USB (Universal Serial Bus). Most processors are equipped with Full Speed USB (FS-USB) device capability. FS-USB has a maximum data rate of 12Mbps that is in reality closer to 6Mbps throughput due to the high packet overhead necessary in the USB protocol. Furthermore, most baseband processors are not
equipped with USB host capability which is necessary in a USB solution. Thus an additional USB host will have to be built in. Besides being inadequate for today's HSPA data rates, this also increases power consumption due to the USB host being constantly active even when no data is transmitted. The number of USB ports available on a baseband processor is also usually limited as it is the de-facto mode of connecting handsets to the PC.

**Figure 4**

<table>
<thead>
<tr>
<th>Interconnect</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPI</td>
<td>- No uniformed specification, compatibility issues</td>
</tr>
<tr>
<td>PC</td>
<td>- Low speed</td>
</tr>
<tr>
<td>UART</td>
<td>- Low speed</td>
</tr>
<tr>
<td>FS-USB</td>
<td>- Power consumption, low 3G speeds</td>
</tr>
</tbody>
</table>

Previously, for text messaging and simple data transfers on slower networks, interconnection methods mentioned might have been sufficient. With HSPA capable handsets attempting to reach 14.4Mbps and beyond, all of the current popular interfaces as seen above are unable to sustain the necessary throughput efficiently and at an optimum.

So how can designers address today's need for increase data throughput in handsets?

**Alternate Solutions and Advantage**

One potential solution to the interprocessor connection problem, as used by many DBDM architectures today is the use of multi-port interconnects. In this architecture, a buffered multi-port device acts as an interconnect between two CPUs and enables high-speed data transfer between the two and also helps to reduce the power consumption during inter processor communication (IPC).

**Figure 5**

**Speed**

The most apparent benefit of using multi-port interconnects is speed. With access times as fast as 40ns, dual port memories can support up to 400Mbps. This does not only provide adequate support for HSPA capable handset requirements today, but also sets the groundwork for future increase in throughput needs (eg LTE). As handsets increase in sophistication, increasing data sizes transferred between processors is inevitable. With multi-port interconnects, handset designers are no longer faced with the interprocessor communication bottleneck.
Power consumption
Besides high speed, low power consumption is another key requirement for DBDM handsets. If both basebands are required to be active all the time during IPC (like in the case of SPI, UART, I2C or USB) battery life takes a hit. Apart from that, active communication between processors requires dedicated resources from each and thus decreases their performance.

A multi-port solution enables passive communication between the processors. A processor can write to the multi-port interconnect when it needs to and go into sleep mode. The other baseband processor can access that data whenever needed at its own convenience. With the multi-port interconnect acting as a buffer, the receiving processor can be in sleep mode until it receives the interrupt from the multi-port interconnect before going active.

Let's look at an example comparing a multi-port IPC solution with a FS-USB based IPC solution. A FS-USB solution with an effective throughput of 6Mbps will take 1 minute and 20 seconds to transfer 480Mb (60MB) or 10 MP3 songs. Similar amount of data using a multi-port interconnect solution will only require 5 seconds at 100Mbps (effective throughput assumed).

A typical baseband processor with a 1.2V core runs at ~120mW active and ~0.24mW in sleep mode. If both processors are active during transfer for 80 seconds, 5.33mWH \[ (120 \times 2) \times \frac{80}{3600} \] of current is consumed in the USB case. In the case of a multi-port, only one of the processors is active during data transfer. The total battery life consumed by the processors coupled with the multi-port interconnect (~27mW) is only 0.743mWH \[ ((120 + 0.24) \times 2) + 27 \times \frac{10}{3600} \]. This represents around 85% power savings during a single instance of IPC, which is a huge value as more and more people download music, pictures, email, and browse the internet over their phones.

Flexibility
Another advantage of an interconnect buffer is that there is no software driver required to implement IPC with a multi-port device. This allows handset manufacturers to come up with different models for different regions with little changes to their overall software IPC architecture. This provides more flexibility to the manufacturers to use different operating systems running on different processors and select a processor based on the system needs than IPC limitations.

Single Chip Solutions
The recent introduction of single chip solutions that encompass select GSM and CDMA bands is an interesting development. Typically in such solutions due to the necessity to fit all the needed functionality onto one single chip, most often there is a compromise on features and performance. These processors are also new and not proven completely in the market yet. Most manufacturers still prefer to go with the tried and tested solutions and often don’t like to make many compromises with their feature requirements. Dual processor architectures are also a more likely candidate for the evolving network speeds and feature requirements.
**Conclusion**

The onset of HSPA capable handsets coupled with the improvement of video and data content quality, brews a perfect storm in the near future for many interprocessor communication architectures. The traditional interconnects can no longer support the necessary data throughputs in line with baseband processor capabilities and future mobile communication standards. Some handset designers have already begun to realize this impending problem and have switched to using low power multi-port interconnects for their DBDM handsets. Multi-port interconnects do not only provide the high bandwidth and low power consumption needed in today's handset design but also provides the flexibility for designers to produce better handsets at lower costs and faster time to market.
References