



PRELIMINARY

CYW20819

Ultra Low Power, BLE/BR/EDR Bluetooth 5.0 SoC

The CYW20819 is a BT 5.0-compliant, standalone baseband processor with an integrated 2.4 GHz transceiver with support for BLE, BLE 2 Mbps, EDR 2 Mbps and 3 Mbps, synchronous connection-oriented (SCO) and extended SCO (eSCO). The device is intended for use in audio, IOT, sensors (medical, home, security, and so forth), and HID markets. Manufactured using an advanced CMOS low-power process, the CYW20819 employs high levels of integration to reduce external components, thereby minimizing application footprint and costs. The datasheet provides details of the functional, operational, and electrical characteristics of the CYW20819 device. It is intended for hardware, design, application, and OEM engineers.


Features

- Bluetooth Sub-System
 - Complies with Bluetooth Core Specification version 5.0
 - Includes support for BR, EDR 2 Mbps and 3 Mbps, eSCO, BLE, and LE 2 Mbps.
 - Programmable TX Power up to +4 dBm
 - Excellent receiver sensitivity (-94 dBm for BLE 1 Mbps)
- Microcontroller
 - Powerful Arm® Cortex®-M4 core with a maximum speed of 96 MHz
 - Bluetooth stack in ROM allowing standalone operation without any external MCU
 - 256-KB on-chip Secure Flash
 - 176-KB on-chip RAM
 - Bluetooth stack, Peripheral drivers, Security functions built into ROM (1 MB) allowing application to efficiently use on-chip Flash
 - AES-128 and True Random Number Generator (TRNG)
 - Security functions in ROM including ECDSA signature verification
 - Over-the-air (OTA) firmware updates
- Peripherals
 - Up to 40 GPIOs
 - I2C, I2S, UART, and PCM interfaces
 - Two Quad-SPI interfaces
 - Auxiliary ADC with up to 28 analog channels
 - Programmable key scan 20 × 8 matrix
 - Three-axis quadrature signal decoder
 - General-purpose timers and PWM
 - Real-time clock (RTC) and watchdog timers (WDT)
- Power Management
 - On-chip power-on reset (POR)
 - Integrated buck (DC-DC) and LDO regulators
 - On-chip software controlled power management unit
 - On-chip 32 kHz LPO with optional external 32 kHz crystal oscillator support
- Wi-Fi Coexistence
 - Global Coexistence Interface (GCI) for Cypress Wi-Fi parts
 - Serial Enhanced Coexistence Interface (SECI)
- WICED® Software Development Kit (SDK)
- OTA Firmware Update Support
- Package Types
 - 112-ball FPBGA
 - 62-pin FPBGA
 - RoHS compliant

Applications

- Wearables and fitness bands
- Headsets, earbuds, and other audio solutions
- Home automation
- Blood pressure monitors and other medical applications
- Proximity sensors
- Key fobs
- Thermostats and thermometers
- Toys
- Remotes

Functional Block Diagram



Contents

1. Bluetooth Baseband Core	4	6.12 I2S Interface	14
1.1 BQB and Regulatory Testing Support	4	6.13 PCM Interface	15
1.2 Wi-Fi Coexistence Support	4	7. Firmware	16
2. Microprocessor Unit	5	8. Pin Assignments and GPIOs	16
2.1 Main Crystal Oscillator	5	8.1 62-pin FBGA and 112-pin FBGA Pin	
2.2 32 kHz Crystal Oscillator	6	Assignments	16
2.3 Power Modes	6	9. Ball Maps	23
2.4 Watchdog	7	9.1 62-Pin FBGA Pin Map	23
2.5 Lockout Functionality	7	9.2 112-pin FBGA Pin	24
2.6 True Random Number Generator	7	10. Specifications	25
3. Power On and External Reset	8	10.1 Electrical Characteristics	25
4. Power Management Unit	9	10.2 Brown Out	26
5. Integrated Radio Transceiver	10	10.3 RF Specifications	30
5.1 Transmitter Path	10	10.4 Timing and AC Characteristics	32
5.2 Receiver Path	10	11. Packaging Diagrams	37
5.3 Local Oscillator	10	11.1 62-Pin FBGA Package	37
6. Peripherals	11	11.2 112-Pin FBGA Package	38
6.1 I2C Compatible Master	11	11.3 Tape Reel and Packaging Specifications	39
6.2 Serial Peripheral Interface	11	12. Ordering Information	40
6.3 HCI UART Interface	11	13. Acronyms	40
6.4 Peripheral UART Interface	11	Document History Page	42
6.5 GPIO Ports	11	Sales, Solutions, and Legal Information	43
6.6 Keyboard Scanner	12	Worldwide Sales and Design Support	43
6.7 Mouse Quadrature Signal Decoder	12	Products	43
6.8 ADC	12	PSoC® Solutions	43
6.9 PWM	12	Cypress Developer Community	43
6.10 Serial Peripheral Interfaces	14	Technical Support	43
6.11 PDM Microphone	14		

1. Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and routing of data for all ACL, SCO, eSCO, LE, and 2 Mbps LE connections. It prioritizes and schedules all RX/TX activities including adv, paging, scanning, and servicing of connections. In addition to these functions, it independently handles the host controller interface (HCI) including all commands, events, and data flowing over HCI. The core also handles symbol timing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), authentication, data encryption/decryption, and data whitening/dewhitening.

Table 1 lists key BT features supported by the CYW20819.

Table 1. Key Bluetooth Features Supported By CYW20819

Bluetooth 1.0	Bluetooth 1.2	Bluetooth 2.0
Basic Rate	Interlaced Scans	EDR 2 Mbps and 3 Mbps
SCO	Adaptive Frequency Hopping	–
Paging and Inquiry	eSCO	–
Page and Inquiry Scan	–	–
Sniff	–	–
Bluetooth 2.1	Bluetooth 3.0	Bluetooth 4.0
Secure Simple Pairing	Unicast Connectionless Data	Bluetooth Low Energy
Enhanced Inquiry Response	Enhanced Power Control	–
Sniff Subrating	eSCO	–
Bluetooth 4.1	Bluetooth 4.2	Bluetooth 5.0
Low Duty Cycle Advertising	Data Packet Length Extension	LE 2 Mbps
Dual Mode	LE Secure Connection	Slot Availability Mask
LE Link Layer Topology	Link Layer Privacy	High Duty Cycle Advertising

1.1 BQB and Regulatory Testing Support

The CYW20819 fully supports Bluetooth Test Mode as described in Part I:1 of the Specification of the Bluetooth System Version 3.0. This includes the transmitter tests, normal and delayed loop back tests, and reduced hopping sequence.

In addition to the standard Bluetooth Test Mode, the CYW20819 also supports enhanced testing features to simplify RF debugging and qualification. These features include:

- Fixed frequency carrier wave (unmodulated) transmission
 - Simplifies some type-approval measurements (Japan)
 - Aids in transmitter performance analysis
- Fixed frequency constant receiver mode
 - Receiver output directed to I/O pin
 - Allows for direct BER measurements using standard RF test equipment
 - Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
 - 8-bit fixed pattern or PRBS-9
 - Enables modulated signal measurements with standard RF test equipment

1.2 Wi-Fi Coexistence Support

The CYW20819 includes support for:

- Global Coexistence Interface for use with Cypress Wi-Fi parts
- Serial Enhanced Coexistence Interface (SECI) for use with SECI compatible Wi-Fi parts

2. Microprocessor Unit

The CYW20819 includes a Cortex M4 processor with 1 MB of program ROM, 160 KB of data RAM, 16 KB of patch RAM, and 256 KB of flash. The CM4 has a maximum speed of 96 MHz. The 256 KB of flash is supported by an 8 KB cache allowing direct code execution from flash at near maximum speed and low power consumption.

The CM4 runs all the BT layers as well as application code. The ROM includes LMAC, HCI, L2CAP, GATT, as well as other stack layers freeing up most of the flash for application usage.

A standard serial wire debug (SWD) interface provides debugging support. Refer to the [Firmware](#) section for details on the architecture and layers that are included in the ROM.

2.1 Main Crystal Oscillator

The CYW20819 uses a 24 MHz crystal oscillator (XTAL).

The XTAL must have an accuracy of ± 20 ppm as defined by the Bluetooth specification. Two external load capacitors are required to work with the crystal oscillator. The selection of the load capacitors is XTAL-dependent (see [Figure 1](#)).

Figure 1. Recommended Oscillator Configuration




Table 2. Reference Crystal Electrical Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Nominal Frequency	–	–	24.000	–	MHz
Oscillation Mode	–	Fundamental			–
Frequency Accuracy	Includes operating temperature range and aging	–	–	± 20	ppm
Equivalent Series Resistance	–	–	–	60	Ω
Load Capacitance	–	–	8	–	pF
Drive Level	–	–	–	200	μW
Shunt Capacitance	–	–	–	2	pF

2.2 32 kHz Crystal Oscillator

The CYW20819 includes a 32 kHz oscillator to provide accurate timing during low power operations. Figure 2 shows the 32 kHz XTAL oscillator with external components and Table 3 lists the oscillator’s characteristics. This oscillator can be operated with a 32 kHz or 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The XTAL must have an accuracy of ± 250 ppm or better per the BT spec over temperature and including aging. The default component values are: $R1 = 10\text{ M}\Omega$ and $C1 = C2 = \sim 6\text{ pF}$. The values of $C1$ and $C2$ are used to fine-tune the oscillator.

Figure 2. 32 kHz Oscillator Block Diagram




Table 3. XTAL Oscillator Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Output Frequency	F_{oscout}	–	–	32.768	–	kHz
Frequency Tolerance	–	Over temperature and aging	–	–	250	ppm
XTAL Drive Level	P_{drv}	For crystal selection	–	–	0.5	μW
XTAL Series Resistance	R_{series}	For crystal selection	–	–	70	$\text{k}\Omega$
XTAL Shunt Capacitance	C_{shunt}	For crystal selection	–	–	2.2	pF

2.3 Power Modes

The CYW20819 supports the following HW power modes:

- Active Mode
- Idle Mode - CPU is paused
- Sleep Mode - all systems clocks idle except for LPO. The can wake up either after a programmed period of time has expired or if an external event is received via one of the GPIOs.
- PDS (Power Down Sleep) Mode - radio powered down and digital core mostly powered down except for RAM, registers, and some core logic. 20819 can wake up either after a programmed period of time has expired or if an external event is received via one of the GPIO.
- ePDS (extended PDS) Mode - this is an extension of the PDS Mode. In this mode, only the main RAM and ePDS control circuitry retains power. As in other modes, the 20819 can wake up either after a programmed period or upon receiving an external event.
- HIDEOFF (Deep Sleep) Mode - Core, radio, and regulators powered down. Only the LHL IO domain is powered. In this mode, the 20819 can be woken up either by an event on one of the GPIOs or after a certain amount of time has expired. After wakeup, the part will go through full FW initialization although it will retain enough information to determine that it came out of HID-Off and the event the caused the wake up.

Transition between power modes is handled by the on-chip firmware with host/application involvement. Refer to the [Firmware](#) section for more details.

2.4 Watchdog

CYW20819 includes an onboard watchdog with a period of approx. 4 seconds. The watchdog generates an interrupt to the FW after 2 seconds of inactivity and resets the parts after 4 seconds.

2.5 Lockout Functionality

The CYW20819 power up with JTAG and SWD access to flash and RAM is disabled. After reset, FW checks OCF for the presence of a security lockout field. If present, FW leaves JTAG and SWD Flash and RAM access disabled and also blocks any HCI commands from reading the raw contents of the RAM or Flash.

The security field can be programmed in the factory after all programming and testing has been done. Refer to the [WICED](#) documentation for details on how to enable this feature.


2.6 True Random Number Generator

The CYW20819 includes a hardware TRNG. Applications can access the random number generator via the firmware driver. Refer to the [WICED](#) documentation for details.

3. Power On and External Reset

Figure 3 shows power on and reset timing of the CYW20819. After VBAT is applied and reset is inactive, the internal buck turns on, followed by the RF and Digital LDOs. Once the LDO outputs have stabilized, the PMU allows the digital core to come out of reset. As shown in the figure, external reset can be applied at any time subsequent to power up.


Figure 3. Reset Timing



4. Power Management Unit

Figure 4 shows the CYW20819 power management unit (PMU) block diagram. The CYW20819 includes an integrated buck regulator, a digital LDO for the digital core, and an RF LDO for the Radio. The PMU also includes a brownout detector which places the part in shutdown when input voltage is below a certain threshold.

Figure 4. Power Management Unit



5. Integrated Radio Transceiver

The CYW20819 has an integrated radio transceiver that has been designed to provide low power operation in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 3.0 and meets or exceeds the requirements to provide the highest communication link quality of service.

5.1 Transmitter Path

The CYW20819 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

Power Amplifier

The CYW20819 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

5.2 Receiver Path

The receiver path uses a low IF scheme to down-convert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, and an extended dynamic range to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYW20819 to be used in most applications without off-chip filtering.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYW20819 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

5.3 Local Oscillator

The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the band. The CYW20819 uses an internal loop filter.

6. Peripherals

6.1 I²C Compatible Master

The CYW20819 provides a 2-pin I²C compatible master interface to communicate with I²C compatible peripherals. The I²C compatible master supports the following clock speeds:

- 100 kHz
- 400 kHz
- 800 kHz (Not a standard I²C-compatible speed.)
- 1 MHz (Compatibility with high-speed I²C-compatible devices is not guaranteed.)

The I²C compatible master is capable for doing read, write, write followed by read, and read followed by write operations where read/write can be up to 64 bytes.

SCL and SDA lines can be routed to any of the P0-P39 GPIOs allowing for flexible system configuration. When used as SCL/SDA the GPIOs go into open drain mode and require an external pull-up for proper operation. BSC does not support multimaster capability or flexible wait-state insertion by either master or slave devices.

6.2 Serial Peripheral Interface

The CYW20819 has two independent SPI interfaces. Both interfaces support single, dual, and Quad Mode SPI operations. Either interface can be a master or a slave. Each interface has a 64-byte transmit buffer and a 64-byte receive buffer. To support more flexibility for user applications, the CYW20819 has optional I/O ports that can be configured individually and separately for each functional pin.

SPI IO voltage depends on VDDO/VDDM.

6.3 HCI UART Interface

The CYW20819 includes a UART interface for factory programming as well as when operating as a BT HCI device in a system with an external host. The UART physical interface is a standard, 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 115200 bps to 3 Mbps. Typical rates are 115200, 921600, 1500000, and 3,000,000 bps although intermediate speeds are also available. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command. The CYW20819 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within $\pm 5\%$. The UART interface CYW20819 has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support enhanced data rates. The interface supports the Bluetooth UART HCI (H4) specification. The default baud rate for H4 is 115.2 kbaud.

During HCI Mode, the DEV_WAKE signal can be programmed to wake up the 20819 or allow the 20819 to sleep when radio activities permit. The 20819 can also wake up the host as needed or allow the host to sleep via the HOST_WAKE signal. Combined, the two signals allow the host and the 20819 to optimize system power consumption by allowing independent control of low power modes. DEV_WAKE and HOST_WAKE signals can be enabled via a vendor specific command.

The FW UART driver allows applications to select different baud rates.

6.4 Peripheral UART Interface

The CYW20819 has a second UART that may be used to interface to peripherals. Functionally, the peripheral UART is the same as the HCI UART except for 256 byte TX/RX FIFOs. The peripheral UART is accessed through the I/O ports, which can be configured individually and separately for each functional pin. The CYW20819 can map the peripheral UART to any LHL GPIO.

6.5 GPIO Ports

The CYW20819 has 40 general purpose IOs labeled P0-P39. All GPIOs support the following:

- programmable pull-up/down of approx 45 k Ω
- input disable, allowing pins to be left floating or analog signals connected without risk of leakage
- source/sink 8 mA at 3.3V and 4 mA at 1.8V
- P26/P27/P28/P29 sink/source 16 mA at 3.3V and 8 mA at 1.8V

Most peripheral functions can be assigned to any GPIO. For details, see [Table 5](#) and [Table 6](#).

6.6 Keyboard Scanner

The 20819 includes a HW key scanner that supports a maximum matrix size of 20x8. The scanner has 8 inputs (also referred to as rows) and 20 outputs (also referred to as columns). Keys are detected by driving the columns down sequentially and sampling the rows. The HW scanner includes support for ghost key detection and debouncing. The scanner can also operate in Sleep and PDS modes allowing low power operation while continuing to detect/store all key strokes, up or down. In other low power modes, the scanner can continue to monitor the matrix and initiate exit to Active Mode upon detecting a change of state.

The application can access the key scanner via the associated firmware driver. Refer to the [Firmware](#) section for more details.

6.7 Mouse Quadrature Signal Decoder

The 20819 includes one double-axis and one single axis quadrature decoders. There are two input lines for each axis and a programmable control signal that can be active high or low.

The application can access the quadrature interface via the driver included in the firmware.

6.8 ADC

The CYW20819 includes a Σ - Δ ADC designed for audio and DC measurements. The ADC can measure the voltage on 28 GPIO (P0, P1, P8–P19, P21–23, P28–P38). When used for analog inputs, the GPIOs must be placed in digital input disable mode to disconnect the digital circuit from the pin and avoid leakage. The internal bandgap reference has $\pm 5\%$ accuracy without calibration. Calibration and digital correction schemes can be applied to reduce ADC absolute error and improve measurement accuracy in Direct Current (DC) Mode.

The application can access the ADC through the ADC driver included in the firmware.


6.9 PWM

The CYW20819 has six internal PWMs, labeled PWM0-5.

- Each of the six PWM channels contains the following registers:
 - 16-bit initial value register (read/write)
 - 16-bit toggle register (read/write)
 - 16-bit PWM counter value register (read)
- PWM configuration register is shared among PWM0–5 (read/write). This 18-bit register is used:
 - To enable/disable each PWM channel
 - To select the clock of each PWM channel
 - To invert the output of each PWM channel. The application can access the PWM module through the FW driver.

[Figure 5](#) shows the structure of one PWM channel.

Figure 5. PWM Block Diagram



6.10 Serial Peripheral Interfaces

The CYW20819 has two independent SPI interfaces. Both interfaces support single, dual, and Quad Mode SPI operations. Either interface can be a master or a slave. Each interface has separate 64-byte transmit and receive buffers. SPI signals can be routed to any of the GPIOs through the internal mux.

6.11 PDM Microphone

The CYW20819 accepts a $\Sigma\Delta$ -based one-bit pulse density modulation (PDM) input stream and outputs filtered samples at either 8 kHz or 16 kHz sampling rates. The PDM signal derives from an external kit that can process analog microphone signals and generate digital signals. The PDM inputs share the filter path with the aux ADC. Two types of data rates can be supported:

- 8 kHz
- 16 kHz

The external digital microphone takes in a 2.4 MHz clock generated by the CYW20819 and outputs a PDM signal which is registered by the PDM interface with either the rising or falling edge of the 2.4 MHz clock selectable through a programmable control bit. The design can accommodate two simultaneous PDM input channels, so stereo voice is possible.

6.12 I²S Interface

The CYW20819 supports a single I²S digital audio port with both master and slave modes. The I²S signals are:

- I²S Clock: I²S SCK
- I²S Word Select: I²S WS
- I²S Data Out: I²S DO
- I²S Data In: I²S DI

I²S SCK and I²S WS become outputs in master mode and inputs in slave mode, while I²S DO always stays as an output. The channel word length is 16 bits and the data is justified so that the MSN of the left-channel data is aligned with the MSB of the I²S bus, per I²S Specifications. The MSB of each data word is transmitted one bit clock cycle after the I²S WS transition, synchronous with the falling edge of bit clock. Left Channel data is transmitted when I²S WS is low, and right-channel data is transmitted when I²S WS is high. Data bits sent by the CYW20819 are synchronized with the falling edge of I²S SCK and should be sampled by the receiver on the rising edge of the I²S SCK.

The clock rate in master mode is either one of the following:

- 48 kHz × 32 bits per frame = 1536 kHz
- 48 kHz × 50 bits per frame = 2400 kHz

The master clock is generated from the reference clock using an N/M clock divider. In the slave mode, any clock rate is supported up to a maximum of 3.072 MHz.

6.13 PCM Interface

The CYW20819 includes a PCM interface that can connect to linear PCM codec devices in master or slave mode. In master mode, the CYW20819 generates the PCM_CLK and PCM_SYNC signals. In slave mode, these signals are provided by another master on the PCM interface and are inputs to the CYW20819. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

Note PCM interface shares HW with the I2S interface and only one can be used at any time.

6.13.1 Slot Mapping

The CYW20819 supports up to three simultaneous full-duplex channels through the PCM Interface. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate (128 kHz, 512 kHz, or 1024 kHz). The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

6.13.2 Frame Synchronization

The CYW20819 supports both short- and long-frame synchronization in both master and slave modes. In short frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCGM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

6.13.3 Data Formatting

The CYW20819 may be configured to generate and accept several different data formats. For conventional narrow band speech mode, the CYW20819 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.

7. Firmware

The CYW20819 ROM firmware runs on a real time operating system and handles the programming and configuration of all on-chip hardware functions as well as the BT/LE baseband, LMAC, HCI, GATT, ATT, L2CAP, and SDP layers. The ROM also includes drivers for on-chip peripherals as well as handling on-chip power management functions including transitions between different power modes. The ROM also supports OTA firmware update.

The CYW20819 is fully supported by the Cypress WICED platform. WICED releases provide latest ROM patches, drivers, and sample applications allowing customized applications using the 20819 to be built quickly and efficiently.

Refer to the [WICED](#) documentation for details on the firmware architecture and how to write applications/profiles using the CYW20819.

8. Pin Assignments and GPIOs

This section addresses both 62-pin FBGA and 112-pin FBGA pin assignments and general purpose IO's (GPIOs) for the CYW20819 device.

8.1 62-pin FBGA and 112-pin FBGA Pin Assignments

Table 4. 62-pin FBGA and 112-pin FBGA Pin Assignments

Pin Name	Pin Number		I/O	Power Domain	Description
	FBGA-62	FBGA-112			
Microphone					
ADC_AVDDBAT	–	A10	I	ADC_AVDD	ADC supply
MIC_AVDD	–	A12	I	ADC_AVDD	ADC supply
MICN	–	B12	I	MIC_AVDD	Microphone negative input
MICP	–	C12	I	MIC_AVDD	Microphone positive input
MICBIAS	–	C11	I	MIC_AVDD	Microphone bias supply
Baseband Supply					
VDDO1	B8	G11	I	VDDO	I/O pad power supply
VDDO2	D1	A1, A6, F1	I	VDDO	I/O pad power supply
VDDC	C8, E1	A7, D12, G1	I/O	VDDC	Baseband core power supply. When PMU_DISABLE is LOW (PMU enabled), BT_VDDC is supplied internally via the PMU. In this case, BT_VDDC is an output pin. When PMU_DISABLE is HIGH (PMU disabled), BT_VDDC must be supplied externally. Refer to Table 10 for supply voltage range. In this case, BT_VDDC is an input pin.
RF Power Supply					
IFVDD	F6	K10	I	IFVDD	IFPLL power supply
PLLVDD	G8	L12	I	PLLVDD	RFPLL and crystal oscillator supply
PAVDD	H5	M9	I	PAVDD	PA supply
VCOVDD	H8	M12	I	VCOVDD	VCO supply
Onboard LDO's					
DIGLDO_VDDIN	–	L8	I	–	Internal digital LDO input
DIGLDO_VDDOUT	G4	M8	O	–	Internal digital LDO output
RFLDO_VDDIN	–	L7	I	–	RF LDO input
RFLDO_VDDOUT	H4	M7	O	–	RF LDO output
RFLDO_DIGLDO_VDDIN	E5	–	I	–	Internal digital LDO and RF LDO input
SR_PVDD	H3	M3	I	–	Core buck input
SR_VLX	H2	M4	O	–	Core buck output
PMU_AVDD	G3	M5	I	–	PMU supply
Ground Pins					
ADC_REFVDD	–	A11	I	AVSS	Analog reference ground

Table 4. 62-pin FBGA and 112-pin FBGA Pin Assignments (Cont.)

Pin Name	Pin Number		I/O	Power Domain	Description
	FBGA-62	FBGA-112			
VSSC	C3, C6, E3	B5, D9, E4, E8, E12, G2, G7, H10, J4	I	VSS	Ground
ADC_AVSS	A8	B8, B10	I	AVSS	Analog ground
MIC_AVSS	–	B11	I	AVSS	Microphone analog ground
ADC_AVSSC	–	C10	I	AVSS	Analog ground
PMU_AVSS	F4	J5, M1, M6	I	VSS	PMU ground
PLLVSS	F7	K11	I	VSS	Ground
PAVSS	G6	L10	I	VSS	Ground
VCOVSS	G7	L11	I	VSS	Ground
SR_PVSS	H1	M2	I	VSS	Ground
IFVSS	H7	M11	I	VSS	Ground
UART					
UART_CTS_N	C7	D11	I, PU	VDDO	Clear to send (CTS) for HCI UART interface. Leave unconnected if not used.
UART_RTS_N	E6	E11	O, PU	VDDO	Request to send (RTS) for HCI UART interface. Leave unconnected if not used.
UART_RXD	D7	F11	I	VDDO	UART serial input. Serial data input for the HCI UART interface.
UART_TXD	D6	F12	O, PU	VDDO	UART serial output. Serial data output for the HCI UART interface.
Crystal					
XTALI	F8	K12	I	PLLVD	Crystal oscillator input. See “The XTAL must have an accuracy of ±20 ppm as defined by the Bluetooth specification. Two external load capacitors are required to work with the crystal oscillator. The selection of the load capacitors is XTAL-dependent (see Figure 1)” for options.
XTALO	E8	J12	O	PLLVD	Crystal oscillator output
XTALI_32K	B7	A9	I	VDDO	Low-power oscillator input
XTALO_32K	A7	B9	O	VDDO	Low-power oscillator output
CLK_REQ	-	H9	O	N/A	Used for shared-clock application
Other					
RF	H6	M10	–	–	RF antenna port
RST_N	G1	K2	I	VDDO	Active-low system reset with internal pull-up resistor.
JTAG_SEL	G2	L1	–	–	ARM JTAG debug mode control. Connect to GND for all applications.
Reserved Pins					
Reserved	F5, G5	D7, E7, L2, L5, L6	N/A	N/A	Reserved. Leave unconnected.
GPIOs					
HOST_WAKE	D8	H11	O	VDDO	A signal from the CYW20819 device to the host indicating that the Bluetooth device requires attention.
DEV_WAKE	E7	J11	I	VDDO	A signal from the host to the CYW20819 indicating that the host requires attention.
BT_GPIO_2	–	E9	I/O	VDDO	General Purpose I/O: Can also be configured as a GCI pin
BT_GPIO_3	–	F9	I/O	VDDO	General Purpose I/O: Can also be configured as a GCI pin
BT_GPIO_4	–	G9	I/O	VDDO	General Purpose I/O: Can also be configured as a GCI pin
BT_GPIO_5	–	G8	I/O	VDDO	General Purpose I/O: Can also be configured as a GCI pin

Table 4. 62-pin FBGA and 112-pin FBGA Pin Assignments (Cont.)

Pin Name	Pin Number		I/O	Power Domain	Description
	FBGA-62	FBGA-112			
P0	D2	D2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P0 ■ Keyboard scan input (row): KSI0 ■ A/D converter input 29 ■ Peripheral UART: puart_tx ■ SPI_1: MOSI (master only) ■ UART1_TXD ■ Supermux I/O functions as defined in Table 5 and Table 6.
P1	C1	D1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P1 ■ Keyboard scan input (row): KSI1 ■ A/D converter input 28 ■ Peripheral UART: puart_rts ■ SPI_1: MISO (slave only) ■ UART1_RXD ■ Supermux I/O functions as defined in Table 5 and Table 6.
P2	B5	C7	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P2 ■ Keyboard scan input (row): KSI2 ■ Quadrature: QDX0 ■ SPI_1: MOSI (master only) ■ UART1_RTS_N ■ Supermux I/O functions as defined in Table 5 and Table 6.
P3	A5	B7	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P3 ■ Keyboard scan input (row): KSI3 ■ Quadrature: QDX1 ■ UART1_CTS_N ■ SPI_1: SPI_CLK (master only) ■ Supermux I/O functions as defined in Table 5 and Table 6.
P4	C5	F7	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P4 ■ Keyboard scan input (row): KSI4 ■ Quadrature: QDY0 ■ SPI_1: MOSI (master only) ■ Supermux I/O functions as defined in Table 5 and Table 6.
P5	B4	B6	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P5 ■ Keyboard scan input (row): KSI5 ■ Quadrature: QDY1 ■ Peripheral UART: puart_tx ■ SPI_1: MISO (slave only) ■ BSC: SDA ■ Supermux I/O functions as defined in Table 5 and Table 6.
P6	A4	D6	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P6 ■ Keyboard scan input (row): KSI6 ■ Quadrature: QDZ0 ■ Peripheral UART: puart_rts ■ PWM2 ■ Triac control 1 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P7	-	F6	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P7 ■ Keyboard scan input (row): KSI7 ■ Quadrature: QDZ1 ■ SPI_1: SPI_CLK (master only) ■ BSC: SCL ■ Supermux I/O functions as defined in Table 5 and Table 6.
P8	A6	A8	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P8 ■ Keyboard scan output (column): KSO0 ■ A/D converter input 27 ■ External T/R switch control: ~tx_pd ■ Supermux I/O functions as defined in Table 5 and Table 6.
P9	A2	D3	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P9 ■ Keyboard scan output (column): KSO1 ■ A/D converter input 26 ■ External T/R switch control: tx_pd ■ Supermux I/O functions as defined in Table 5 and Table 6.
P10	C2	C3	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P10 ■ Keyboard scan output (column): KSO2 ■ A/D converter input 25 ■ External PA ramp control: PA_Ramp ■ Supermux I/O functions as defined in Table 5 and Table 6.

Table 4. 62-pin FBGA and 112-pin FBGA Pin Assignments (Cont.)

Pin Name	Pin Number		I/O	Power Domain	Description
	FBGA-62	FBGA-112			
P11	B2	B4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P11 ■ Keyboard scan output (column): KSO3 ■ A/D converter input 24 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P12	A1	A3	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P12 ■ Keyboard scan output (column): KSO4 ■ A/D converter input 23 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P13	B1	B1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P13 ■ Keyboard scan output (column): KSO5 ■ A/D converter input 22 ■ PWM3 ■ Triac control 3 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P14	B3	A5	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P14 ■ Keyboard scan output (column): KSO6 ■ A/D converter input 21 ■ PWM2 ■ Triac control 4 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P15	B6	D8	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P15 ■ Keyboard scan output (column): KSO7 ■ A/D converter input 20 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P16	–	G6	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P16 ■ Keyboard scan output (column): KSO8 ■ A/D converter input 19 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P17	A3	D5	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P17 ■ Keyboard scan output (column): KSO9 ■ A/D converter input 18 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P18	–	D4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P18 ■ Keyboard scan output (column): KSO10 ■ A/D converter input 17 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P19	–	C4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P19 ■ Keyboard scan output (column): KSO11 ■ A/D converter input 16 ■ SCL2 (slave only) ■ Supermux I/O functions as defined in Table 5 and Table 6.
P20	–	A4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P20 ■ Keyboard scan output (column): KSO12 ■ SDA2 (slave only) ■ Supermux I/O functions as defined in Table 5 and Table 6.
P21	–	B3	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P21 ■ Keyboard scan output (column): KSO13 ■ A/D converter input 14 ■ Triac control 3 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P22	–	A2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P22 ■ Keyboard scan output (column): KSO14 ■ A/D converter input 13 ■ Triac control 4 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P23	–	B2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P23 ■ Keyboard scan output (column): KSO15 ■ A/D converter input 12 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P24	–	H1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P24 ■ Keyboard scan output (column): KSO16 ■ SPI_1: SPI_CLK (master only) ■ Peripheral UART: puart_tx ■ Supermux I/O functions as defined in Table 5 and Table 6.

Table 4. 62-pin FBGA and 112-pin FBGA Pin Assignments (Cont.)

Pin Name	Pin Number		I/O	Power Domain	Description
	FBGA-62	FBGA-112			
P25	–	H5	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P25 ■ Keyboard scan output (column): KSO17 ■ SPI_1: MISO (slave only) ■ Supermux I/O functions as defined in Table 5 and Table 6.
P26	D4	J1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P26 ■ Keyboard scan output (column): KSO18 ■ PWM0 ■ SPI_1: SPI_CS (slave only) ■ Optical control output: QOC0 ■ Triac control 1 ■ Current: 16 mA sink ■ Supermux I/O functions as defined in Table 5 and Table 6.
P27	F1	J2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P27 ■ Keyboard scan output (column): KSO19 ■ PWM1 ■ SPI_1: MOSI (master only) ■ Optical control output: QOC1 ■ Triac control 2 ■ Current: 16 mA sink ■ Supermux I/O functions as defined in Table 5 and Table 6.
P28	C4	C2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P28 ■ PWM2 ■ SCL3 (master and slave) ■ Optical control output: QOC2 ■ A/D converter input 11 ■ Current: 16 mA sink ■ Supermux I/O functions as defined in Table 5 and Table 6.
P29	D3	C1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P29 ■ PWM3 ■ SDA3 (master and slave) ■ Optical control output: QOC3 ■ A/D converter input 10 ■ Current: 16 mA sink ■ Supermux I/O functions as defined in Table 5 and Table 6.
P30	–	H2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P30 ■ A/D converter input 9 ■ Peripheral UART: puart_rts ■ Supermux I/O functions as defined in Table 5 and Table 6.
P31	–	H4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P31 ■ A/D converter input 8 ■ Peripheral UART: puart_tx ■ Supermux I/O functions as defined in Table 5 and Table 6.
P32	F2	H6	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P32 ■ A/D converter input 7 ■ Quadrature: QDX0 ■ Auxiliary clock output: ACLK0 ■ Peripheral UART: puart_tx ■ Supermux I/O functions as defined in Table 5 and Table 6.
P33	–	K1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P33 ■ A/D converter input 6 ■ Quadrature: QDX1 ■ Auxiliary clock output: ACLK1 ■ Supermux I/O functions as defined in Table 5 and Table 6.
P34	–	F4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P34 ■ A/D converter input 5 ■ Quadrature: QDY0 ■ External T/R switch control: tx_pd ■ Supermux I/O functions as defined in Table 5 and Table 6.
P35	–	E2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P35 ■ A/D converter input 4 ■ Quadrature: QDY1 ■ BSC: SDA ■ Supermux I/O functions as defined in Table 5 and Table 6.

Table 4. 62-pin FBGA and 112-pin FBGA Pin Assignments (Cont.)

Pin Name	Pin Number		I/O	Power Domain	Description
	FBGA-62	FBGA-112			
P36	–	E1	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P36 ■ A/D converter input 3 ■ Quadrature: QDZ0 ■ SPI_1: SPI_CLK (master only) ■ Auxiliary Clock Output: ACLK0 ■ External T/R switch control: ~tx_pd ■ Supermux I/O functions as defined in Table 5 and Table 6.
P37	E2	F2	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P37 ■ A/D converter input 2 ■ Quadrature: QDZ1 ■ SPI_1: MISO (slave only) ■ Auxiliary clock output: ACLK1 ■ BSC: SCL ■ Supermux I/O functions as defined in Table 5 and Table 6.
P38	–	G5	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P38 ■ A/D converter input 1 ■ SPI_1: MOSI (master only) ■ Supermux I/O functions as defined in Table 5 and Table 6.
P39	–	G4	I/O	VDDO	<ul style="list-style-type: none"> ■ GPIO: P39 ■ External PA ramp control: PA_Ramp ■ Supermux I/O functions as defined in Table 5 and Table 6.
Strapping Pins					
DISABLE_BROWN_OUT_STRAP	–	H7	I	VDDO	Strap pin to disable brownout function.
PMU_LDO_ONLY_STRAP	E4	J6	I	VDDO	Strap pin to indicate LDO-Only mode.
PMU_OFF_STRAP	–	J8	I	VDDO	Strap pin to indicate PMU is off.
TM1	–	H8	I	–	Device test mode control. Connect to GND for all applications.

Table 5. GPIO Supermux Input Functions

Input
SWDCK
SWDIO
spiffy1_clk[s]
spiffy1_cs[s]
spiffy1_mosi[s]
spiffy1_miso[m]
spiffy1_io2
spiffy1_io3
spiffy1_int[s]
spiffy2_clk[s]
spiffy2_cs[s]
spiffy2_mosi[s]
spiffy2_miso[m]
spiffy2_io2
spiffy2_io3

Table 5. GPIO Supermux Input Functions (Cont.)

Input
spiffy2_int[s]
puart_rx
puart_cts_n
SCL
SDA
SCL2
SDA2
PCM_IN
PCM_CLK
PCM_SYNC
I2S_DI
I2S_WS
I2S_CLK
PDM_IN_Ch_1
PDM_IN_Ch_2

Table 6. GPIO Supermux Output Functions

Output
do_P# (data out of GPIO. For example: P0)
do_PCM_IN
do_PCM_OUT
do_PCM_CLK
do_PCM_SYNC
do_I2S_DO
do_I2S_DI
do_I2S_WS
do_I2S_CLK
do_CLK_REQ
IR_TX
kso0
kso1
kso2
kso3
kso4
kso5
kso6
kso7
kso8
kso9
kso10
kso11
kso12
kso13
kso14
kso15
kso16
kso17
kso18

Table 6. GPIO Supermux Output Functions (Cont.)


Output
kso19
do_P# ^ pwm0
do_P# ^ pwm1
do_P# ^ pwm2
do_P# ^ pwm3
do_P# ^ pwm4
do_P# ^ pwm5
aclk0
aclk1
HID_OFF
pa_ramp
tx_pd
~tx_pd
SWDIO
SDA2
SCL2
puart_tx (uart2_tx)
puart_rts_n (uart2_rts_n)
spiffy1_CLK
spiffy1_CS
spiffy1_MOSI
spiffy1_MISO
spiffy1_IO2
spiffy1_IO3
spiffy2_CLK
spiffy2_CS
spiffy2_MOSI
spiffy2_MISO
spiffy2_IO2
spiffy2_IO3

9. Ball Maps

9.1 62-Pin FBGA Pin Map

The CYW20819 62-pin FBGA package is shown in [Figure 6](#).


Figure 6. 62-pin FBGA Ball Map



9.2 112-pin FBGA Pin

The CYW20819 112-pin FBGA package is shown in [Figure 7](#).

Figure 7. 112-pin FBGA Ball Map



10. Specifications

10.1 Electrical Characteristics

Caution! The absolute maximum ratings in [Table 7](#) indicate levels where permanent damage to the device can occur, even if these limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect long-term reliability of the device.

Table 7. Absolute Maximum Ratings

Requirement Parameter	Specification			Unit
	Min.	Nom.	Max.	
Maximum Junction Temperature	–	–		°C
VDDO1/VDDO2	–0.5	–	3.795	V
IFVDD/PLLVDD/VCOVDD/VDDC	–0.5	–	1.38	
PMUAVDD/SR_PVDD	–0.5	–	3.795	
DIGLDO_VDDIN	–0.5	–	1.65	
RFLDO_VDDIN	–0.5	–	1.65	
MIC_AVDD	–0.5	–	3.795	

Table 8. ESD/Latchup

Requirement Parameter	Specification			Unit
	Min.	Nom.	Max.	
ESD Tolerance HBM	–2000	–	2000	V
ESD Tolerance CDM	–500	–	500	
Latch-up	–	200	–	mA

Table 9. Environmental Ratings

Characteristic	Value	Unit
Operating Temperature	–30 to +85	°C
Storage Temperature	–40 to +150	

Table 10. Recommended Operating Conditions

Parameter	Specification			Unit
	Min.	Typ.	Max.	
VDDC	1.045 ^[1]	1.2	1.26	V
IFVDD ^[3]	1.14	1.2	1.26	
PLLVD ^[3]	1.14	1.2	1.26	
VCOVDD ^[3]	1.14	1.2	1.26	
PAVDD ^[3]	1.14	1.2	1.26	
VDDO1 ^[2]	1.71	3.0	3.63	
VDDO2 ^[2]	1.71	3.0	3.63	
MIC_AVDD	1.71	3.0	3.63	
PMU_AVDD	1.71	3.0	3.63	
SR_PVDD	1.71	3.0	3.63	
RFLDO_VDDIN	1.26	1.26	1.38	
DIGLDO_VDDIN	1.26	1.26	1.38	

Note

1. 1.14V for > 48 MHz operation.
2. VDDO1 must be equal to VDDO2. Recommend that these be provided from the same source.
3. IFVDD, PLLVDD, VCOVDD, and PAVDD must all be equal. Recommend providing from the same supply.

10.2 Brown Out

The CYW20819 uses an onboard low voltage detector to shut down the part when supply voltage (VDDBAT3V) drops below the operating range.

Table 11. Shutdown Voltage

Parameter	Specification			Unit
	Min.	Typ.	Max.	
V _{SHUT}	1.54	1.62	1.7	V

10.2.1 Core Buck Regulator

Table 12. Core Buck Regulator

Parameter	Conditions	Min.	Typ.	Max.	Unit
Input Supply, VBAT	DC Range	1.62	3.0	3.63	V
Output Current	Active Mode	–	< 60	100	mA
	PDS Mode	–	< 60	70	
Output Voltage	Active Mode	1.1	1.26	1.4	V
	PDS Mode, 40 mV min regulation window.	0.76	0.94 Avg (0.92-0.96)	1.4	
Output Voltage Accuracy	Active Mode, includes line and load regulation.				
	Before trim: After trim:	–4 –2	–	+4 +2	% %
Ripple Voltage	Active Mode 2.2 μH ± 25% inductor, DCR = 114 mΩ ± 20% 4.7 μF ± 10% capacitor, Total ESR < 20 mΩ	–	3	–	mV
	PDS Mode	40	40	–	

Note

4. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

Table 12. Core Buck Regulator (Cont.)

Parameter	Conditions	Min.	Typ.	Max.	Unit
Output Inductor, L	Refer to the Recommended Component section for more details.	1.6 ^[4]	2.2	–	μH
Output Capacitor, C _{OUT}		3.0 ^[4]	4.7	–	μF
Input Capacitor, C _{IN}		4.0 ^[4]	10	–	
Input Supply Voltage Ramp Time	0 to 3.3V	40	–	–	μs

Note

4. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

10.2.2 *Recommended Component*

Table 13. Recommended Component

Parameter	Conditions	Min.	Typ.	Max.	Unit
External inductor, L	2.2 μH ±25%, DCR = 114 mΩ ±20%, ACR < 1Ω (for frequency < 1 MHz)	–	2.2	–	μH
External output capacitor, C _{OUT}	1 μF ±10%, 6.3V, 0603 inch, X5R, MLCC capacitor +board total-ESR < 20 mΩ	0.7	1	1.1	μF
External input capacitor, C _{IN}	For SR_VDDBAT pin Ceramic, X5R, 0402, ESR < 30 mΩ at 4 MHz, +/-20%, 6.3V, 4.7 μF	–	10	–	
External input capacitor	Only use an external input capacitor at VDD_DIGLDO pin if it is not supplied from CBUCK output.	–	1	2.2	

10.2.3 *Digital LDO*

Table 14. Digital LDO

Parameter	Condition	Min	Typ	Max	Unit
Input Supply, DIGLDO_VDDIN	Min must be met for correct operation	V _{OUT} + 20 mV	1.26	1.4	V
Output Voltage, DIGLDO_VDDOUT	Range	0.9	1.2	1.275	
	Step	–	25	–	mV
	Accuracy after trimming	–2	–	+2	%
Dropout Voltage	At max load current	–	–	20	mV
Output Current	DC Load	0.075	40	60	mA
Quiescent Current	At T ≤ 85 °C, V _{IN} = 1.4V	–	–	40	μA
Output Load Capacitor, C _{OUT}	Total trace + cap ESR must be < 80 mΩ	1.55 ^[5]	2.2	–	μF
Line Regulation	1.235V ≤ V _{IN} ≤ 1.4V	–	5	10	mV/V
Load Regulation	V _{OUT} = 1.2V, V _{IN} = 1.26V, 1 mA ≤ I _{OUT} ≤ 25 mA	–	–	0.44	mV/mA
Load Step Error	I _{OUT} step 1 mA ↔ 20 mA @ 1 μs rise/fall, C _{OUT} = 2.2 μF, V _{IN} = 1.235V, V _{OUT} = 1.2V	–24	–	+24	mV
Leakage Current	Power down Mode, V _{IN} = 1.4V, Temp = 25 °C	–	–	50	nA
	Power down Mode, V _{IN} = 1.4V, Temp = 125 °C	–	–	2	μA
In-rush Current	C _{OUT} = 2.2 μF, V _{IN} = 1.4V, V _{OUT} = 1.2V	–	–	100	mA
LDO Turn On Time	C _{OUT} = 2.2 μF, V _{IN} = 1.4V, V _{OUT} = 1.2V, I _{OUT} = 20 mA	–	–	120	μs

Note

5. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

Table 14. Digital LDO (Cont.)

Parameter	Condition	Min	Typ	Max	Unit
PSRR	$C_{OUT} = 2.2 \mu\text{F}$, $1.235\text{V} \leq V_{IN} \leq 1.4\text{V}$, $V_{OUT} = 1.2\text{V}$, $I_{OUT} = 20 \text{ mA}$ $f = 1 \text{ kHz}$ $f = 100 \text{ kHz}$	25 13	–	–	dB dB

Note

5. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

10.2.4 Recommended Component

Table 15. Recommended Component

Parameter	Conditions	Min.	Typ.	Max.	Unit
External input capacitor	Only use an external input capacitor at VDD_DIGLDO pin if it is not supplied from CBUCK output.	–	1	2.2	μF

10.2.5 RFLDO

Table 16. RF LDO

Parameter	Conditions	Min.	Typ.	Max.	Unit
Input Supply, RFLDO_VDDIN	Min must be met for correct operation	$V_{OUT} + 20 \text{ mV}$	1.26	1.4	V
Output Voltage, RFLDO_VDDOUT	Range	1.1	1.2	1.275	
	Step	–	25	–	mV
	Accuracy after trimming	–2	–	+2	%
Dropout Voltage	At max load current	–	–	20	mV
Output Current	DC Load	0.075	20	60	mA
Quiescent Current	At $T \leq 85 \text{ }^\circ\text{C}$, $V_{IN} = 1.4\text{V}$	–	–	40	μA
Output Load Capacitor, C_{OUT}	Total trace + cap ESR must be $< 80 \text{ m}\Omega$	1.55 ^[6]	2.2	–	μF
Line Regulation	$1.235\text{V} \leq V_{IN} \leq 1.4\text{V}$	–	5	10	mV/V
Load Regulation	$V_{OUT} = 1.2\text{V}$, $V_{IN} = 1.26\text{V}$, $1 \text{ mA} \leq I_{OUT} \leq 25 \text{ mA}$	–	–	0.44	mV/mA
Load Step Error	I_{OUT} step $1 \text{ mA} \leftrightarrow 20 \text{ mA}$ @ $1 \mu\text{s}$ rise/fall, $C_{OUT} = 2.2 \mu\text{F}$, $V_{IN} = 1.235\text{V}$, $V_{OUT} = 1.2\text{V}$	–24	–	+24	mV
Leakage Current	Power down Mode, $V_{IN} = 1.4\text{V}$, Temp = $25 \text{ }^\circ\text{C}$	–	–	50	nA
	Power down Mode, $V_{IN} = 1.4\text{V}$, Temp = $125 \text{ }^\circ\text{C}$	–	–	2	μA
In-rush Current	$C_{OUT} = 2.2 \mu\text{F}$, $V_{IN} = 1.4\text{V}$, $V_{OUT} = 1.2\text{V}$	–	–	100	mA
LDO Turn On Time	$C_{OUT} = 2.2 \mu\text{F}$, $V_{IN} = 1.4\text{V}$, $V_{OUT} = 1.2\text{V}$, $I_{OUT} = 20 \text{ mA}$	–	–	120	μs
PSRR	$C_{OUT} = 2.2 \mu\text{F}$, $1.235\text{V} \leq V_{IN} \leq 1.4\text{V}$, $V_{OUT} = 1.2\text{V}$, $I_{OUT} = 20 \text{ mA}$ $f = 1 \text{ kHz}$ $f = 100 \text{ kHz}$	25 13	–	–	dB dB
Noise	$C_{OUT} = 2.2 \mu\text{F}$, $V_{IN} = 1.235\text{V}$, $V_{OUT} = 1.2\text{V}$, $I_{OUT} = 20 \text{ mA}$ $f = 30 \text{ kHz}$ $f = 100 \text{ kHz}$	–	–	80 70	$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$

Note

6. Minimum values represent minimums after derating due to tolerance, temperature, and voltage effects.

10.2.6 Recommended Component

Table 17. Recommended Component

Parameter	Conditions	Min.	Typ.	Max.	Unit
External output capacitor, Co	Total ESR (trace/cap): 5 m–240 mΩ	0.5	2.2	4.7	μF
External input capacitor	Only use an external input capacitor at VDD_DIGLDO pin if it is not supplied from CBUCK output.	–	1	2.2	

10.2.7 Digital I/O Characteristics

Table 18. Digital I/O Characteristics

Characteristics	Symbol	Minimum	Typical	Maximum	Unit
Input low voltage (VDDO = 3V)	V _{IL}	–	–	0.8	V
Input high voltage (VDDO = 3V)	V _{IH}	2.4	–	–	
Input low voltage (VDDO = 1.8V)	V _{IL}	–	–	0.4	
Input high voltage (VDDO = 1.8V)	V _{IH}	1.4	–	–	
Output low voltage	V _{OL}	–	–	0.4	
Output high voltage	V _{OH}	VDDO – 0.4V	–	–	
Input low current	I _{IL}	–	–	1.0	μA
Input high current	I _{IH}	–	–	1.0	
Output low current (VDDO = 3V, V _{OL} = 0.4V)	I _{OL}	–	–	4.0	mA
Output low current (VDDO = 3V, V _{OL} = 1.8V)	I _{OL}	–	–	2.0	
Output high current (VDDO = 3V, V _{OH} = 2.6V)	I _{OH}	–	–	8.0	
Output high current (VDDO = 1.8V, V _{OH} = 1.4V)	I _{OH}	–	–	4.0	
Input capacitance	C _{IN}	–	–	0.4	pF

10.2.8 Current Consumption

Table 19 provides the current consumption measurements taken at input of LDOIN and VDDIO combined (LDOIN = VDDIO = 3.0V).

Table 19. Current Consumption

Operational Mode	Conditions	Typical	Unit
HCI	48 MHz with Pause	TBD	mA
	48 MHz without Pause	TBD	
RX	Continuous RX	5.9	
TX	Continuous TX - 4 dBm	5.5	
PDS	–	16.5	μA
ePDS	All RAM retained	11.5	
HID-Off (SDS)	32 kHz XTAL on	1.75	

10.3 RF Specifications

Note Table 20 and Table 21 apply to single-ended industrial temperatures. Unused inputs are left open.

Table 20. BR/EDR - Receiver RF Specifications

Parameter	Mode and Conditions	Min	Typ	Max	Unit
Receiver Section					
Frequency range	–	2402	–	2480	MHz
RX sensitivity	GFSK, BDR GFSK 0.1% BER, 1 Mbps	–	–90.5 ^[7]	–	dBm
	EDR 2M	–	–93.5	–	
	EDR 3M	–	–87	–	dB
Maximum input	–	–20	–	–	dBm
Interference Performance					
C/I cochannel	GFSK, BDR GFSK 0.1% BER ^[8]	–	–	11.0	dB
C/I 1 MHz adjacent channel	GFSK, BDR GFSK 0.1% BER ^[8]	–	–	0.0	
C/I 2 MHz adjacent channel	GFSK, BDR GFSK 0.1% BER ^[8]	–	–	–30.0	
C/I ≥ 3 MHz adjacent channel	GFSK, BDR GFSK 0.1% BER ^[8]	–	–	–40.0	
C/I image channel	GFSK, BDR GFSK 0.1% BER ^[8]	–	–	–9.0	
C/I 1 MHz adjacent to image channel	GFSK, BDR GFSK 0.1% BER ^[8]	–	–	–20.0	
Out-of-Band Blocking Performance (CW)^[9]					
30 MHz to 2000 MHz	BDR GFSK 0.1% BER	–	–10.0	–	dBm
2000 MHz to 2399 MHz	BDR GFSK 0.1% BER	–	–27	–	
2498 MHz to 3000 MHz	BDR GFSK 0.1% BER	–	–27	–	
3000 MHz to 12.75 GHz	BDR GFSK 0.1% BER	–	–10.0	–	
Intermodulation Performance^[8]					
BT, interferer signal level	BDR GFSK 0.1% BER	–	–	–39.0	dBm
Spurious Emissions					
30 MHz to 1 GHz	–	–	–	–57.0	dBm
1 GHz to 12.75 GHz	–	–	–	–55.0	

Notes

7. The receiver sensitivity is measured at BER of 0.1% on the device interface with dirty TX Off.
8. Desired signal is 10 dB above the reference sensitivity level (defined as –70 dBm).
9. Desired signal is 3 dB above the reference sensitivity level (defined as –70 dBm).
10. Desired signal is –64 dBm Bluetooth-modulated signal, interferer 1 is –39 dBm sine wave at frequency f1, interferer 2 is –39 dBm Bluetooth-modulated signal at frequency f2, f0 = 2 * f1 – f2, and |f2 – f1| = n * 1 MHz, where n = 3, 4, or 5. For the typical case, n = 4.

Table 21. BR/EDR - Transmitter RF Specifications

Parameter	Min	Typ	Max	Unit
Transmitter Section				
Frequency range	2402	–	2480	MHz
Class 2: BR TX power	–	4.0	–	dBm
Class 2: EDR 2M and 3M TX power	–	0	–	
20 dB bandwidth	–	930	1000	kHz
Adjacent Channel Power				
$ M - N = 2$	–	–	–20	dBm
$ M - N \geq 3$ ^[11]	–	–	–40	
Out-of-Band Spurious Emission				
30 MHz to 1 GHz	–	–	–36.0	dBm
1 GHz to 12.75 GHz	–	–	–30.0	
1.8 GHz to 1.9 GHz	–	–	–47.0	
5.15 GHz to 5.3 GHz	–	–	–47.0	
LO Performance				
Initial carrier frequency tolerance	–75	–	+75	kHz
Frequency Drift				
DH1 packet	–25	–	+25	kHz
DH3 packet	–40	–	+40	
DH5 packet	–40	–	+40	
Drift rate	–20	–	20	kHz/50 μ s
Frequency Deviation				
Average deviation in payload (sequence used is 00001111)	140	–	175	kHz
Maximum deviation in payload (sequence used is 10101010)	115	–	–	
Channel spacing	–	1	–	MHz

Note
11. Meet SIG Specification.

Table 22. BLE RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Frequency range	N/A	2402	–	2480	MHz
RX sensitivity ^[12]	GFSK, BDR GFSK 0.1% BER 0.1% BER, 1 Mbps	–	–94.0	–	dBm
TX power	N/A	–	4.0	–	
Mod Char: Delta F1 average	N/A	225	255	275	kHz
Mod Char: Delta F2 max ^[13]	N/A	99.9	–	–	%
Mod Char: Ratio	N/A	0.8	–	–	%

Notes
12. Dirty TX is Off.
13. At least 99.9% of all delta F2 max frequency values recorded over 10 packets must be greater than 185 kHz.

Table 23. BLE2 RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
RX sensitivity ^[14]	–	–	–88.5	–	dBm
TX power	–	–	4	–	

Notes
14. 255 packet.

10.4 Timing and AC Characteristics


In this section, use the numbers listed in the Reference column of each table to interpret the timing diagrams shown in Figure 8 through Figure 13.

10.4.1 UART Timing

Table 24. UART Timing Specifications

Reference	Characteristics	Min.	Typ.	Max.	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid.	–	–	1.50	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit.	–	–	0.67	
3	Delay time, midpoint of stop bit to UART_RTS_N high.	–	–	1.33	

Figure 8. UART Timing



10.4.2 SPI Timing

The SPI interface can be clocked up to 12 MHz.

Table 25 and Figure 9 show the timing requirements when operating in SPI Mode 0 and 2.

Table 25. SPI Mode 0 and 2

Reference	Characteristics	Min.	Max.	Unit
1	Time from master assert SPI_CSN to first clock edge	45	–	ns
2	Setup time for MOSI data lines	6	½ SCK	
3	Idle time between subsequent SPI transactions	1 SCK	–	

Figure 9. SPI Timing, Mode 0 and 2





Table 26 and Figure 10 show the timing requirements when operating in SPI Mode 1 and 3.

Table 26. SPI Mode 1 and 3

Reference	Characteristics	Min.	Max.	Unit
1	Time from master assert SPI_CSN to first clock edge	45	–	ns
2	Setup time for MOSI data lines	6	½ SCK	
3	Idle time between subsequent SPI transactions	1 SCK	–	

Figure 10. SPI Timing, Mode 1 and 3



10.4.3 BSC Interface Timing

The specifications in Table 27 references Figure 11.


Table 27. BSC Interface Timing Specifications (up to 1 MHz)

Reference	Characteristics	Minimum	Maximum	Unit
1	Clock frequency	-	100	kHz
			400	
			800	
			1000	
2	START condition setup time	650	-	ns
3	START condition hold time	280	-	
4	Clock low time	650	-	
5	Clock high time	280	-	
6	Data input hold time ^[15]	0	-	
7	Data input setup time	100	-	
8	STOP condition setup time	280	-	
9	Output valid from clock	-	400	
10	Bus free time ^[16]	650	-	

Notes

- 15. As a transmitter, 125 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
- 16. Time that the CBUS must be free before a new transaction can start.

Figure 11. BSC Interface Timing Diagram



10.4.4 I2S

Table 28. Timing for I²S Transmitters and Receivers

	Transmitter				Receiver				Notes
	Lower Limit		Upper Limit		Lower Limit		Upper Limit		
	Min	Max	Min	Max	Min	Max	Min	Max	
Clock Period T	T_{tr}	–	–	–	T_r	–	–	–	[17]
Master Mode: Clock generated by transmitter or receiver									
HIGH t_{HC}	$0.35T_{tr}$	–	–	–	$0.35T_{tr}$	–	–	–	[18]
LOW t_{LC}	$0.35T_{tr}$	–	–	–	$0.35T_{tr}$	–	–	–	[18]
Slave Mode: Clock accepted by transmitter or receiver									
HIGH t_{HC}	–	$0.35T_{tr}$	–	–	–	$0.35T_{tr}$	–	–	[17]
LOW t_{LC}	–	$0.35T_{tr}$	–	–	–	$0.35T_{tr}$	–	–	[17]
Rise time t_{RC}	–	–	$0.15T_{tr}$	–	–	–	–	–	[18]
Transmitter									
Delay t_{dtr}	–	–	–	$0.8T$	–	–	–	–	[19]
Hold time t_{htr}	0	–	–	–	–	–	–	–	[18]
Receiver									
Setup time t_{sr}	–	–	–	–	$0.2T_{tr}$	–	–	–	[20]
Hold time t_{hr}	–	–	–	–	$0.2T_{tr}$	–	–	–	[20]

Notes

17. The system clock period T must be greater than T_{tr} and T_r because both the transmitter and receiver have to be able to handle the data transfer rate.
18. At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t_{HC} and t_{LC} are specified with respect to T.
19. In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So long as the minimum periods are greater than $0.35T_r$, any clock that meets the requirements can be used.
20. Because the delay (t_{dtr}) and the maximum transmitter speed (defined by T_{tr}) are related, a fast transmitter driven by a slow clock edge can result in t_{dtr} not exceeding t_{RC} which means t_{htr} becomes zero or negative. Therefore, the transmitter has to guarantee that t_{htr} is greater than or equal to zero, so long as the clock rise-time t_{RC} is not more than t_{RCmax} , where t_{RCmax} is not less than $0.15T_{tr}$.
21. To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T, always giving the receiver sufficient setup time.
22. The data setup and hold time must not be less than the specified receiver setup and hold time.

Figure 12. I²S Transmitter Timing






Figure 13. I²S Receiver Timing



11. Packaging Diagrams

11.1 62-Pin FBGA Package

Figure 14. CYW20819 4.5 mm × 4.5 mm 62-Ball FBGA Package




SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.126	0.176	0.226
D	4.50 BSC		
E	4.50 BSC		
D1	3.50 BSC		
E1	3.50 BSC		
MD	8		
ME	8		
N	62		
Ø b	0.20	0.25	0.30
eD	0.50 BSC		
eE	0.50 BSC		
SD	0.25 BSC		
SE	0.25 BSC		

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- JEDEC SPECIFICATION NO. REF. : N/A. 002-20916 *A

11.2 112-Pin FBGA Package

Figure 15. CYW20819 6.5 mm × 6.5 mm 112-Ball FBGA Package



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.126	0.176	0.226
D	6.50 BSC		
E	6.50 BSC		
D1	5.50 BSC		
E1	5.50 BSC		
MD	12		
ME	12		
N	112		
Ø b	0.20	0.25	0.30
eD	0.50 BSC		
eE	0.50 BSC		
SD	0.25 BSC		
SE	0.25 BSC		

11.3 Tape Reel and Packaging Specifications

Table 29. CYW20819 62-pin FBGA Tape Reel Specifications


Parameter	Value
Quantity per reel	5500 parts
Reel diameter	13 inches
Hub diameter	4 inches
Tape width	12 mm
Pocket pitch	8 mm
Sprocket hole pitch	4 mm

Table 30. CYW20819 112-pin FBGA Tape Reel Specifications

Parameter	Value
Quantity per reel	3500 parts
Reel diameter	13 inches
Hub diameter	4 inches
Tape width	16 mm
Pocket pitch	12 mm
Sprocket hole pitch	4 mm

The top-left corner of the CYW20819 package is situated near the sprocket holes, as shown in [Figure 16](#).

Figure 16. Pin 1 Orientation



12. Ordering Information

Table 31. Ordering Information

Part Number	Package	Ambient Operating Temperature
CYW20819A1KFB1G	6.5 mm × 6.5 mm 112-ball FBGA	–30 °C to 85 °C
CYW20819A1KFBG	4.5 mm × 4.5 mm 62-ball FBGA	–30 °C to 85 °C

13. Acronyms

Table 32. Acronyms Used in this Document

Term	Description
ACL	asynchronous connection-less
ADC	analog-to-digital converter
AFH	adaptive frequency hopping
ARM7TDMI-S™	Acorn RISC Machine 7 Thumb instruction, Debugger, Multiplier, Ice, Synthesizable
BBC	Bluetooth Baseband Core
BDR	basic data rate
BLE	Bluetooth low energy
BR	basic data rate
CMOS	complementary metal oxide semiconductor
CRC	cyclic redundancy check
ECDSA	elliptic curve digital signature algorithm
ED	erroneous data
EDR	enhanced data rate
EIR	extended inquiry response
ePDS	extended power down sleep
eSCO	extended synchronous connection-oriented
EPR	encryption pause resume
FEC	forward error correction
FPU	floating point unit
GAP	generic access profile
GATT	generic attribute profile
GCI	global coexistence interface
GFSK	Gaussian Frequency Shift Keying
GPIO	general-purpose I/O
HCI	host control interface
HEC	header error control
HID	human-interface device
I2C	inter-integrated circuit
I2S	inter-IC sound bus
IF	intermediate frequency
JTAG	Joint Test Action Group

Table 32. Acronyms Used in this Document (Cont.)

Term	Description
L2CAP	logical link control and adaptation protocol
LC	link control
LCU	link control unit
LDO	low drop out
LE	low energy
LED	light emitting diode
LHL	lean high land
LMAC	Lower MAC
LO	local oscillator
LPO	low power oscillator
LSTO	link supervision time out
MOSI	master out slave in
OEM	original equipment manufacturer
OTP	one-time programmable
OCF	on chip flash
OTA	over-the-air
PA	power amplifier
PBF	packet boundary flag
PCM	pulse code modulation
PDM	pulse density modulation
PDS	power down sleep
PLL	phase locked loop
PMU	power management unit
POR	power-on reset
PWM	pulse width modulation
QFN	quad flat no-lead
QoS	quality of service
RAM	random access memory
RC oscillator	A resistor-capacitor oscillator is a circuit composed of an amplifier, which provides the output signal, and a resistor-capacitor network, which controls the frequency of the signal.

Table 32. Acronyms Used in this Document (Cont.)

Term	Description
RF	radio frequency
ROM	read-only memory
RSSI	receiver signal strength indicator
RTC	real time clock
RX/TX	receive/transmit
SCO	synchronous connection-oriented
SDS	Shut Down Sleep
SECI	serial enhanced coexistence interface
SPI	serial peripheral interface
SSP	secure simple pairing
SSR	sniff subrating
SWD	serial wire debug
TRNG	True Random Number Generator
TSSI	transmit signal strength indicator
UART	universal asynchronous receiver/transmitter
WDT	watchdog timer

Document History Page

Document Title: CYW20819 Ultra Low Power, BLE/BR/EDR Bluetooth 5.0 SoC				
Document Number: 002-22950				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	6085023	CLEU	03/01/2018	New datasheet
*A	6300383	CLEU	09/12/2018	Updated the Part Numbers in Ordering Information . Added footnote in Table 21 . Updated Interference Performance - Max value in Table 20 . Updated Mod Char: Ratio Typ value in Table 22 .

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.