Please note that Cypress is an Infineon Technologies Company. The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content
The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers
Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.
AN101 reviews the memory requirements for both code and data, and the design considerations for combining them in a single F-RAM device.

1 Overview

Applications for memory technologies are generally divided between executable code and data tasks. Executable code requires that the memory is nonvolatile and retains the code under all conditions. Data tasks require that the memory access for read and write operations are fast, simple, and unlimited. Memory for data tasks can be either volatile or nonvolatile depending on the application. The traditional choice of memory for executable code has been ROM-based technologies, while for data tasks, RAM-based technologies. F-RAM, one of the nonvolatile RAM products from Cypress, provides a unique advantage of combining both executable code and data in a single memory.

This application note compares code and data memory requirements when each is considered separately and when both are combined in a single-system memory solution. It also proposes a design solution for protecting the code portion of the F-RAM from accidental overwrite in a combined code-and-data memory application.

2 Memory Requirements for Code Storage

- Nonvolatile
- Appropriate density
- Read-access time
- Ability to prevent inadvertent writes
- Field-programmable in parts or sections
- Programmable with concurrent read access

The basic requirement of code storage is that the memory should be nonvolatile and retain its state under all conditions. Code memory is read-only and does not involve any run-time updates.

The memory space required to hold the code is set by the application. Often, 20%-30% of additional memory space is included for possible future system modifications.

Code execution time is determined by the memory’s read-access time; the faster the access time, the less impact on the controller overhead.

Code memory is read-only. Any inadvertent write should be prevented since it can result in application malfunction. There are very few occasions when code memory is written. One such case is the periodic updates to bring in new features or fix firmware bugs. The ability to reprogram the code memory in the field is a key advantage and capability. Reprogramming often only impacts parts or sections of the code, and that not doing a total code reinstall is preferred. During reprogram, write-access timing is a factor in determining how soon the part can be reprogrammed.

Code memory can contain the erase/program code which is responsible for planned field programmability. During field programming, it is important to have concurrent write and read access to memory bytes or sections to avoid unnecessary complications of copying the erase/program code to some other memory (RAM) and executing from there.

NAND flash is the common code memory solution, but in some applications where the code memory is quite small and applications need symmetrical write and read access times (data logging, energy harvesting, or long-life battery operation) F-RAM is the more appropriate choice.
3 Memory Requirements for Data Storage

- Fast write access
- Large number of writes allowed
- Simple write protocol (no protocol is preferable)
- Byte-addressable writes
- Nonvolatile (some applications)
- Ability to serve volatile and nonvolatile needs

In many respects, the requirements for data are the opposite of those of code. Data storage is a far more diverse task, requiring flexibility and easy write-access. Data storage applications typically need fast read/write access and it may be either nonvolatile or volatile depending on the type of data or application.

Due to different application needs, data memory tends to have a large number of writes. Some are periodic writes while some are based on events. It is desirable to have fast write-access to store the data quickly. Therefore, data memory should have unlimited number of writes and fast access. It should also have easy and simple access due to the large number of transactions involved.

Byte-writable memory is another important aspect of data memory. Because the data can include a single variable getting updated multiple times, byte-writable access is preferred without disturbing the other content.

Some applications require the data to be nonvolatile to save the settings over power cycles. It gives the flexibility to the user to modify the settings and yet save it without any complexity.

In volatile applications, RAM technologies are the typical data storage devices. In nonvolatile applications, data storage is a challenge for the mainstream memory technologies. ROM-based technologies, such as flash, make poor data memories as they are not flexible for writing and are more suited for static configurations. EEPROM is another choice for nonvolatile data memory. However, it offers very slow write times (milliseconds compared to nanoseconds in F-RAM) and permits fewer write-cycles before wearing out.

F-RAM is optimized for nonvolatile data storage. F-RAM writes occur at the same speed as the reads. It is nonvolatile, and offers a very large (>10¹⁴) number of access cycles. No special algorithms or protocols are needed to write the memory, and it is byte-addressable. Therefore, F-RAM provides the most flexible solution for data storage.

4 Single-Chip Code and Data Requirements

- Nonvolatile with fast write and read access
- Large number of writes
- Ability to prevent inadvertent writes to memory blocks
- Flexibility to change the code and data memory size

Combining code and data in a single device can mean getting one memory to provide almost mutually exclusive services for both code and data.

Code memory requires nonvolatile storage and the ability to support occasional writes. Upgrading the code will never call for a large number of write operations (cycles). The write time is usually not important. In some respects, the more difficult it is to write a code memory the better, because an accidental write could be catastrophic. However, the read-access time is important to run the code faster.

Data memory often needs a mix of volatile and nonvolatile storage, or at least a nonvolatile storage that can be written without restriction. It requires relatively large numbers of writes/reads, and write/read access time can be an important factor. It also requires that a large, even an unlimited, number of writes, is allowed. At the same time, the code memory requires it to be difficult to write. A single-chip solution should be flexible enough to satisfy both these conditions.

In applications like a data logger, the code size required to measure and collect the data can be comparably small with respect to the amount of memory required to store the data. Having a separate code memory might result in under utilization of memory. A single-chip solution will work better for this case. It should be flexible enough to partition the memory for code and data as per the application needs.
The F-RAM technology is currently optimized for data memory applications. Its superior write performance makes it preferable to flash or EEPROM, and its nonvolatile aspect makes it preferable to RAM. Since it is nonvolatile, it can serve as code memory as well. The main limitation of using F-RAM in a single-chip memory application is the available density. Currently, in both parallel and serial (SPI) formats Cypress F-RAM’s largest density is 4 Mbit. In applications (specifically battery-operated or energy harvesting) that require less code size and more data size, F-RAMs can be the choice for a single-chip solution for code and data.

When F-RAM is used for code storage, it is critical to ensure that the system does not accidentally write to an area of the memory that is being used for executable code. F-RAM is easily adapted for this by creating a simple write-protection circuit. This logic can be used to prevent inadvertent writes to code areas (or even data areas when required). An example circuit is shown in Figure 1. It provides a programmable block-write protection feature for F-RAM or any other RAM solution. Hardwiring the Sector Write Access inputs creates a fixed block-write protection scheme, while connecting them to logic or a microcontroller provides a method to dynamically change the write protection.

Figure 1. Sector-Write-Protection Circuit
5 Operating the Write-Protection Scheme

The circuit in Figure 1 uses an ordinary CMOS multiplexer such as the HC151 to create an address-dependent write enable that can be connected directly to the F-RAM device. The truth table of the HC151 is provided in Table 1.

Table 1. HC151 Truth Table

<table>
<thead>
<tr>
<th>Select Inputs</th>
<th>Strobe: ( \overline{G} ) [WEI]</th>
<th>W [WEO]</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>( \bar{D}_0 )</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>( \bar{D}_1 )</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>( \bar{D}_2 )</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>( \bar{D}_3 )</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>( \bar{D}_4 )</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>( \bar{D}_5 )</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>( \bar{D}_6 )</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>( \bar{D}_7 )</td>
</tr>
</tbody>
</table>

Sector write-access values set to 1 will allow writes to that sector. Sector write-access values set to 0 will block writes to that sector.

The write input signal from the microcontroller is labeled \( \text{WE}_{\text{I}} \), which is connected to the \( \overline{G} \) strobe of the HC151 mux. The write output signal from the HC151 mux connected to the F-RAM is labeled \( \text{WEO} \). When the \( \text{WE}_{\text{I}} \) signal is HIGH, the \( \text{WEO} \) output from HC151 remains HIGH. When \( \text{WE}_{\text{I}} \) goes LOW, the current address and the corresponding write-access input determine if the \( \text{WEO} \) to the F-RAM is permitted to go LOW as explained later in this section.

Assuming that the three most-significant memory address lines (An, An-1, An-2) are connected to HC151, the memory space is divided into eight equal sectors. For each sector, the \( D_n \) input of HC151 determines if the sector is write-protected. The incoming address will select one of the eight sectors depending on the three MSB address lines. If the corresponding \( D_n \) input is HIGH, then the \( \text{WEO} \) from HC151 will go LOW, provided that \( \text{WE}_{\text{I}} \) is LOW. Thus, these sectors can be written. If the selected \( D_n \) is LOW, then the \( \text{WEO} \) output will remain HIGH for all addresses in that sector, regardless of the state of the \( \text{WE}_{\text{I}} \) input.

This simple circuit allows the system to add programmable block-write protection to any RAM memory including F-RAM. One option is to hard-wire the settings for write access to fixed values based on the locations of code and data. This prevents inadvertent writes but eliminates the possibility of making a field upgrade of the code without making a circuit board change. A minor variation of hard wiring is to use jumpers. This would allow for changes but still require human intervention. A more flexible alternative involves connecting the write-access settings to a microcontroller (possibly via other logic). If the power-on-reset state of these inputs is set to LOW, then the default condition is to write-protect the entire device. Under software control, the system can then alter these settings to either provide limited full-time write access to certain sectors or to dynamically open and close access to all sectors. This scheme allows write-protection of critical data areas and code.
6  Write Protection in Serial F-RAMs

Serial F-RAMs can also be used as code and data memory. Most of the SPI F-RAMs have the block-protect feature. Using this feature, the code memory is write-protected. It can protect the upper quarter, upper half, or the full memory. The block-protect bits (BP1 and BP0) are defined in the status register. Table 2 provides the details of block protection.

Table 2. Block Memory Write Protection

<table>
<thead>
<tr>
<th>BP1</th>
<th>BP0</th>
<th>Protected Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>None</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Upper-quarter memory</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Upper-half memory</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Full memory</td>
</tr>
</tbody>
</table>

Serial F-RAMs also define a hardware write-protect pin for extra security against inadvertent writes.

7  Summary

AN101 reviews the memory requirements for code, data and both together. It discusses the advantages and disadvantages of using the existing solutions such as Flash and EEPROM against F-RAM. It provides the design considerations for combining code and data in a single F-RAM device. F-RAM is clearly seen as a better single-chip solution for code and data due to a simple system design using write-protect circuit and faster memory access.
Document History

Document Title: AN101 - F-RAM™ as One-Chip Solution for Code and Data Memory Applications
Document Number: 001-87060

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>4018287</td>
<td>MEDU</td>
<td>06/07/2013</td>
<td>New Spec.</td>
</tr>
<tr>
<td>*A</td>
<td>4575174</td>
<td>MEDU</td>
<td>11/20/2014</td>
<td>Added “Write Protection in Serial F-RAMs”.</td>
</tr>
<tr>
<td>*B</td>
<td>5293268</td>
<td>MEDU</td>
<td>06/02/2016</td>
<td>Updated to new template.</td>
</tr>
<tr>
<td>*C</td>
<td>5836868</td>
<td>HARA</td>
<td>08/17/2017</td>
<td>Updated logo and copyright.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

- ARM® Cortex® Microcontrollers: cypress.com/arm
- Automotive: cypress.com/automotive
- Clocks & Buffers: cypress.com/clocks
- Interface: cypress.com/interface
- Internet of Things: cypress.com/iot
- Memory: cypress.com/memory
- Microcontrollers: cypress.com/mcu
- PSoC: cypress.com/psoc
- Power Management ICs: cypress.com/pmic
- Touch Sensing: cypress.com/touch
- USB Controllers: cypress.com/usb
- Wireless Connectivity: cypress.com/wireless

PSoC® Solutions

- PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

- Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

PSoC is a registered trademark and PSoC Creator is a trademark of Cypress Semiconductor Corporation.

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage (“Unintended Uses”). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.