



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

72-Mbit QDR® II+ SRAM Four-Word Burst Architecture with RadStop™ Technology

Radiation Performance

Radiation Data

- Total Dose = 300 Krad
- Soft error rate (both Heavy Ion and proton)
 Heavy ions $\leq 1 \times 10^{-10}$ upsets/bit-day with an external SECEDED EDAC Controller
- Neutrons = 2.0×10^{14} N/cm²
- Dose rate = 2.0×10^9 rad(Si)/sec
- Dose rate survivability (rad(Si)/sec) = 1.5×10^{11} (rad(Si)/sec)
- Latch up immunity = 120 MeV.cm²/mg (125 °C)

Prototyping Options

- Non-qualified CYPT1543AV18, and CYPT1545AV18 devices with same functional and timing characteristics in a 165-ball Ceramic Column Grid Array (CCGA) package and Land Grid Array (LGA) package without solder columns attached.

Features

- Separate independent read and write data ports
 - Supports concurrent transactions
- 250 MHz clock for high bandwidth
- Four-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces on both read and write ports at 250 MHz (data transferred at 500 MHz)
- Two input clocks (K and \bar{K}) for precise DDR timing
 - SRAM uses rising edges only
- Echo clocks (CQ and \bar{CQ}) simplify data capture in high speed systems
- Single multiplexed address input bus latches address inputs for read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- QDR® II+ operates with 2.0 cycle read latency when the delay lock loop (DLL) is enabled
- Available in $\times 18$, and $\times 36$ configurations
- Full data coherency, providing most current data
- Core $V_{DD} = 1.8 (\pm 0.1 V)$; I/O $V_{DDQ} = 1.4 V$ to V_{DD}
- Available in 165-ball CCGA (21 \times 25 \times 2.83 mm)

- HSTL inputs and variable drive HSTL output buffers
- JTAG 1149.1 compatible test access port
- DLL for accurate data placement

Configurations

CYRS1543AV18 – 4M \times 18

CYRS1545AV18 – 2M \times 36

Functional Description

The CYRS1543AV18 and CYRS1545AV18 are synchronous pipelined SRAMs, equipped with 1.8 V QDR II+ architecture with RadStop™ technology. Cypress's state-of-the-art RadStop Technology is radiation hardened through proprietary design and process hardening techniques.

The QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to turnaround the data bus that exists with common I/O devices. Each port can be accessed through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II+ read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with four 18-bit words (CYRS1543AV18) or 36-bit words (CYRS1545AV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and \bar{K}), memory bandwidth is maximized while simplifying system design by eliminating bus turnarounds.

Depth expansion is accomplished with port selects, which enables each port to operate independently.


All synchronous inputs pass through input registers controlled by the K or \bar{K} input clocks. All data outputs pass through output registers controlled by the K or \bar{K} input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

For a complete list of related resources, [click here](#).


Selection Guide

Description	250 MHz	Unit
Maximum operating frequency	250	MHz
Maximum operating current (125 °C, concurrent R/W)	$\times 18$	1275
	$\times 36$	1275

Logic Block Diagram – CYRS1543AV18



Logic Block Diagram – CYRS1545AV18



Contents

Manufacturing Flow	4	Scan Register Sizes	19
Radiation Hardened Design	4	Instruction Codes	19
Neutron Soft Error Immunity	4	Boundary Scan Order	20
Pin Configuration	5	Power Up Sequence in QDR II+ SRAM	21
Pin Definitions	6	Power Up Sequence	21
Functional Overview	8	DLL Constraints	21
Read Operations	8	Maximum Ratings	22
Write Operations	8	Operating Range	22
Byte Write Operations	8	Electrical Characteristics	22
Concurrent Transactions	8	DC Electrical Characteristics	22
Depth Expansion	9	AC Electrical Characteristics	23
Programmable Impedance	9	Radiation Performance	23
Echo Clocks	9	Capacitance	23
Valid Data Indicator (QVLD)	9	Thermal Resistance	23
DLL	9	AC Test Loads and Waveforms	24
Qualification and Screening	9	Switching Characteristics	25
Application Example	10	Switching Waveforms	26
Truth Table	11	Ordering Information	27
Write Cycle Descriptions	11	Ordering Code Definitions	27
Write Cycle Descriptions	12	Package Diagrams	28
IEEE 1149.1 Serial Boundary Scan (JTAG)	13	Acronyms	30
Disabling the JTAG Feature	13	Document Conventions	30
Test Access Port	13	Units of Measure	30
Performing a TAP Reset	13	Glossary	31
TAP Registers	13	Document History Page	32
TAP Instruction Set	13	Sales, Solutions, and Legal Information	35
TAP Controller State Diagram	15	Worldwide Sales and Design Support	35
TAP Controller Block Diagram	16	Products	35
TAP Electrical Characteristics	16	PSoC® Solutions	35
TAP AC Switching Characteristics	17	Cypress Developer Community	35
TAP Timing and Test Conditions	18	Technical Support	35
Identification Register Definitions	19		

Manufacturing Flow

Step	Screen	Method	Requirement
1	Wafer lot acceptance test	TM 5007	
2	Internal visual	2010, Condition A	100%
3	Serialization		100%
4	Temperature cycling	1010, Condition C, 50 cycles minimum	100%
5	Constant acceleration	2001, YI orientation only	100%
6		Condition TBD (package in design)	
7	Particle impact noise detection (PIND)	2020 Condition A	100%
8	Radiographic (X-Ray)	2012, one view (Y-1 orientation) only	
9	Pre burn in electrical parameters	In accordance with applicable Cypress specification	100%
10	Dynamic burn in	1015, Condition D 240 hours at 125 °C or 120 hours at 150 °C minimum	100%
11	Interim (Post dynamic burn in) electricals	In accordance with applicable Cypress device specifications	100%
12	Static burn in	1015, Condition C, 72 hours at 150 °C or 144 hours at 125 °C minimum	100%
13	Interim (post static burn in) electricals	In accordance with applicable Cypress device specifications	100%
14	Percentage defective allowable (PDA) calculation	5% overall, 3% functional parameters at 25 °C	All lots
15	Final electrical test a. Static tests (1) 25 °C (2) -55 °C and +125 °C b. Functional tests (1) 25 °C (2) -55 °C and +125 °C c. Switching test at 25 °C	In accordance with applicable Cypress device specifications 5005, Table I, Subgroup 1 5005, Table I, Subgroup 2, 3 5005, Table I, Subgroup 7 5005, Table I, Subgroup 8a, 8b 5005, Table I, Subgroup 9	100%
16	Seal (fine and gross leak test)	1014	100%
17	External visual	2009	100%
18	Wafer lot specific life test (Group C)	Mil-PRF 38535 , Appendix B, section B.4.2.c	All wafer lots

Radiation Hardened Design

The single event latch up (SEL) immunity is improved by a radiation hardened design technique developed by Cypress called RadStop. This design mitigation technique allows the SEL performance to achieve radiation hard performance levels.

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Typ	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	320	368	FIT/Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/Mb
SEL	Single event latch up	125 °C	0	0.1	FIT/Dev

* No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note [AN54908](#) "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Pin Configuration

Pin configurations for CYRS1543AV18 and CYRS1545AV18. [1]

Figure 1. 165-ball CCGA pinout

CYRS1543AV18 (4M × 18)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/144M	A	$\overline{\text{WPS}}$	$\overline{\text{BWS}}_1$	$\overline{\text{K}}$	NC/288M	$\overline{\text{RPS}}$	A	A	CQ
B	NC	Q9	D9	A	NC	K	$\overline{\text{BWS}}_0$	A	NC	NC	Q8
C	NC	NC	D10	V_{SS}	A	NC	A	V_{SS}	NC	Q7	D8
D	NC	D11	Q10	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	D7
E	NC	NC	Q11	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	D5
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	D14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	Q2
M	NC	NC	D16	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	Q1	D2
N	NC	D17	Q16	V_{SS}	A	A	A	V_{SS}	NC	NC	D1
P	NC	NC	Q17	A	A	QVLD	A	A	NC	D0	Q0
R	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

CYRS1545AV18 (2M × 36)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/288M	A	$\overline{\text{WPS}}$	$\overline{\text{BWS}}_2$	$\overline{\text{K}}$	$\overline{\text{BWS}}_1$	$\overline{\text{RPS}}$	A	NC/144M	CQ
B	Q27	Q18	D18	A	$\overline{\text{BWS}}_3$	K	$\overline{\text{BWS}}_0$	A	D17	Q17	Q8
C	D27	Q28	D19	V_{SS}	A	NC	A	V_{SS}	D16	Q7	D8
D	D28	D20	Q19	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q13	D13	D5
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	D11	Q11	Q2
M	D33	Q34	D25	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	D10	Q1	D2
N	D34	D26	Q25	V_{SS}	A	A	A	V_{SS}	Q10	D9	D1
P	Q35	D35	Q26	A	A	QVLD	A	A	Q9	D0	Q0
R	TDO	TCK	A	A	A	NC	A	A	A	TMS	TDI

Note

1. NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.

Pin Definitions

Pin Name	I/O	Pin Description
$D_{[x:0]}$	Input-Synchronous	Data input signals. Sampled on the rising edge of K and \bar{K} clocks when valid write operations are active. CYRS1543AV18 – $D_{[17:0]}$ CYRS1545AV18 – $D_{[35:0]}$
\overline{WPS}	Input-Synchronous	Write port select – Active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$.
\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3	Input-Synchronous	Byte write select (BWS) 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and \bar{K} clocks when write operations are active. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CYRS1543AV18 – \overline{BWS}_0 controls $D_{[8:0]}$ and \overline{BWS}_1 controls $D_{[17:9]}$. CYRS1545AV18 – \overline{BWS}_0 controls $D_{[8:0]}$, \overline{BWS}_1 controls $D_{[17:9]}$, \overline{BWS}_2 controls $D_{[26:18]}$ and \overline{BWS}_3 controls $D_{[35:27]}$. All the BWS are sampled on the same edge as the data. Deselecting a BWS ignores the corresponding byte of data and it is not written into the device.
$A_{[x:0]}$	Input-Synchronous	Address inputs. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as $4M \times 18$ (4 arrays each of $1M \times 18$) for CYRS1543AV18 and $2M \times 36$ (4 arrays each of $512K \times 36$) for CYRS1545AV18. Therefore, only 20 address inputs for CYRS1543AV18 and 19 address inputs for CYRS1545AV18. These inputs are ignored when the appropriate port is deselected.
$Q_{[x:0]}$	Outputs-Synchronous	Data output signals. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of the K and \bar{K} clocks during read operations. On deselecting the read port, $Q_{[x:0]}$ are automatically tristated. CYRS1543AV18 – $Q_{[17:0]}$ CYRS1545AV18 – $Q_{[35:0]}$
RPS	Input-Synchronous	Read port select – Active LOW. Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tristated following the next rising edge of the K clock. Each read access consists of a burst of four sequential transfers.
QVLD	Valid Output Indicator	Valid output indicator. The Q Valid indicates valid output data. QVLD is edge aligned with \overline{CQ} and \overline{CQ} .
K	Input Clock	Positive input clock input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
\bar{K}	Input Clock	Negative input clock input. \bar{K} is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Echo Clock	Synchronous echo clock outputs. This is a free running clock and is synchronized to the input clock K. The timings for the echo clocks are shown in the Switching Characteristics on page 25 .
\overline{CQ}	Echo Clock	Synchronous echo clock outputs. This is a free running clock and is synchronized to the input clock K. The timings for the echo clocks are shown in the Switching Characteristics on page 25 .
ZQ	Input	Output impedance matching input. This input is used to tune the device outputs to the system data bus impedance. CQ, \overline{CQ} , and $Q_{[x:0]}$ output impedance are set to $0.2 \times RQ$, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
\overline{DOFF}	Input	DLL turn off – Active LOW. Connecting this pin to ground turns off the DLL inside the device. The timings in the DLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 K Ω or less pull up resistor. The device behaves in QDR I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.
TDO	Output	Test data out (TDO) Pin for JTAG.
TCK	Input	Test clock (TCK) Pin for JTAG.

Pin Definitions (continued)

Pin Name	I/O	Pin Description
TDI	Input	Test data in (TDI) Pin for JTAG.
TMS	Input	Test mode select (TMS) Pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V _{REF}	Input-Reference	Reference voltage input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the device.
V _{DDQ}	Power Supply	Power supply inputs for the outputs of the device.

Functional Overview

The CYRS1543AV18, CYRS1545AV18 are synchronous pipelined burst SRAMs with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II completely eliminates the need to turnaround the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of four 18-bit data transfers in the case of CYRS1543AV18, and four 36-bit data transfers in the case of CYRS1545AV18 in two clock cycles.

This device operates with a read latency of two cycles when $\overline{\text{DOFF}}$ pin is tied HIGH. When $\overline{\text{DOFF}}$ pin is set LOW or connected to V_{SS} then device behaves in QDR I mode with a read latency of one clock cycle. $\overline{\text{DOFF}}$ is not a recommended mode of operation.

Accesses for both ports are initiated on the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and \overline{K}) and all output timing is referenced to the output clocks (K and \overline{K}).

All synchronous data inputs ($D_{[x:0]}$) pass through input registers controlled by the input clocks (K and \overline{K}). All synchronous data outputs ($Q_{[x:0]}$) pass through output registers controlled by the rising edge of the output clocks (K and \overline{K}).

All synchronous control ($\overline{\text{RPS}}$, $\overline{\text{WPS}}$, $\overline{\text{BWS}}_{[x:0]}$) inputs pass through input registers controlled by the rising edge of the input clocks (K and \overline{K}).

CYRS1543AV18 is described below. The same basic descriptions also apply to CYRS1545AV18.

Read Operations

The CYRS1543AV18 is organized internally as four arrays of $1M \times 18$. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting $\overline{\text{RPS}}$ active at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rising edges, the corresponding lower order 18-bit word of data is driven onto the $Q_{[17:0]}$ using K as the output timing reference. On the subsequent rising edge of \overline{K} , the next 18-bit data word is driven onto the $Q_{[17:0]}$. This process continues until all four 18-bit data words have been driven out onto $Q_{[17:0]}$. The requested data is valid 0.45 ns from the rising edge of the output clock (K or \overline{K}). To maintain the internal logic, each read access must be allowed to complete. Each read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second read request. Read accesses can be initiated on every other K clock rise. Doing so pipelines the data flow such that data is transferred out of the device on every rising edge of the output clocks (K or \overline{K}).

When the read port is deselected, the CYRS1543AV18 first completes the pending read transactions. Synchronous internal

circuitry automatically tri-states the outputs following the next rising edge of the positive input clock (K).

Write Operations

Write operations are initiated by asserting $\overline{\text{WPS}}$ active at the rising edge of the positive input clock (K). On the following K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the lower 18-bit write data register, provided $\overline{\text{BWS}}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock (\overline{K}) the information presented to $D_{[17:0]}$ is stored into the higher 18-bit write data register, provided $\overline{\text{BWS}}_{[1:0]}$ are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second write request. Write accesses can be initiated on every other rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and \overline{K}).

When deselected, the write port ignores all inputs after the pending write operations have been completed.

Byte Write Operations

Byte write operations are supported by the CYRS1543AV18. A write operation is initiated as described in the [Write Operations section](#). The bytes that are written are determined by $\overline{\text{BWS}}_0$ and $\overline{\text{BWS}}_1$, which are sampled with each set of 18-bit data words. Asserting the appropriate BWS input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the BWS input during the data portion of a write allows the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

Concurrent Transactions

The read and write ports on the CYRS1543AV18 operate independently of one another. As each port latches the address inputs on different clock edges, you can read or write to any location, regardless of the transaction on the other port. If the ports access the same location when a read follows a write in successive clock cycles, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Read access and write access must be scheduled such that one transaction is initiated on any clock cycle. If both ports are selected on the same K clock rise, the arbitration depends on the previous state of the SRAM. If both ports are deselected, the read port takes priority. If a read was initiated on the previous cycle, the write port takes priority (as read operations can not be initiated on consecutive cycles). If a write was initiated on the previous cycle, the read port takes priority (as write operations can not be initiated on consecutive cycles). Therefore, asserting both port selects active from a deselected state results in alternating read or write operations being initiated, with the first access being a read.

Depth Expansion

The CYRS1543AV18 has a port select input for each port. This allows for easy depth expansion. Both port selects are sampled on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM, the allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 Ω and 350 Ω, with V_{DDQ} = 1.5 V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the QDR II+ to simplify data capture on high-speed systems. Two echo clocks are generated by the QDR II+. CQ is referenced with respect to K and CQ is referenced with respect to K. These are free-running clocks and are synchronized to the input clock of the QDR II+. The timing for the echo clocks is shown in the [Switching Characteristics on page 25](#).

Valid Data Indicator (QVLD)

QVLD is provided on the QDR II+ to simplify data capture on high speed systems. The QVLD is generated by the QDR II+ device along with data output. This signal is also edge-aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

DLL

These chips use a DLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the $\overline{\text{DOFF}}$ is tied HIGH, the DLL is locked after 10240 cycles of stable clock. The DLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. The DLL may be disabled by applying ground to the $\overline{\text{DOFF}}$ pin. When the DLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time). For information refer to the application note AN5062, [DLL Considerations in QDRII/DDRII](#).

Qualification and Screening

The 90 nm RadStop technology was qualified by Cypress after meeting the criteria of the General Manufacturing Standards. The test flow includes screening units with the defined flow (Class Q, Class V) and the appropriate periodic or lot conformance testing (Groups B, C, D, and E). Both the 90 nm process and the SRAM products are subject to period or lot based technology conformance inspection (TCI) and quality conformance inspection (QCI) tests, respectively. Cypress offers both prototyping models and flight units of these product configurations.


Table 1. Qualification Tests

Groups	Tests
Group A	General electrical tests
Group B	Mechanical - Dimensions, bond strength, solvents, die shear, solderability, lead integrity, seal, and acceleration
Group C	Life tests - 1000 hours at 125 °C or equivalent
Group D	Package related mechanical tests - shock, vibration, accel, salt, seal, lead finish adhesion, lid torque, thermal shock, and moisture resistance
Group E	Radiation tests

Application Example

Figure 2 shows two QDR II+ used in an application.

Figure 2. Application Example



Truth Table

CYRS1543AV18 and CYRS1545AV18 [2, 3, 4, 5, 6, 7]

Operation	K	RPS	WPS	DQ	DQ	DQ	DQ
Write cycle: Load address on the rising edge of K; input write data on two consecutive K and \bar{K} rising edges.	L-H	H [8]	L [9]	D(A) at K(t + 1)↑	D(A + 1) at $\bar{K}(t + 1)$ ↑	D(A + 2) at K(t + 2)↑	D(A + 3) at $\bar{K}(t + 2)$ ↑
Read cycle: (2.0 Cycle Latency) Load address on the rising edge of K; wait two cycles; read data on two consecutive K and \bar{K} rising edges.	L-H	L [9]	X	Q(A) at K(t + 2)↑	Q(A + 1) at $\bar{K}(t + 2)$ ↑	Q(A + 2) at K(t + 3)↑	Q(A + 3) at $\bar{K}(t + 3)$ ↑
NOP: No operation	L-H	H	H	D = X Q = High Z	D = X Q = High Z	D = X Q = High Z	D = X Q = High Z
Standby: Clock stopped	Stopped	X	X	Previous state	Previous state	Previous state	Previous state

Write Cycle Descriptions

CYRS1543AV18 [2, 10]

\overline{BWS}_0	\overline{BWS}_1	K	\bar{K}	Comments
L	L	L-H	-	During the data portion of a write sequence: CYRS1543AV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	-	L-H	During the data portion of a write sequence: CYRS1543AV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	H	L-H	-	During the data portion of a write sequence: CYRS1543AV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	H	-	L-H	During the data portion of a write sequence: CYRS1543AV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
H	L	L-H	-	During the data portion of a write sequence: CYRS1543AV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
H	L	-	L-H	During the data portion of a write sequence: CYRS1543AV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
H	H	L-H	-	No data is written into the devices during this portion of a write operation.
H	H	-	L-H	No data is written into the devices during this portion of a write operation.

Notes

- X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
- Device powers up deselected with the outputs in a tristate condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A + 3 represents the address sequence in the burst.
- "t" represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the "t" clock cycle.
- Data inputs are registered at K and \bar{K} rising edges. Data outputs are delivered on K and \bar{K} rising edges.
- We recommend that $K = \bar{K} = \text{HIGH}$ when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- If this signal was LOW to initiate the previous cycle, this signal becomes a "Don't Care" for this operation.
- This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the second read or write request.
- Is based on a write cycle that was initiated in accordance with the [Write Cycle Descriptions](#) table. \overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , and \overline{BWS}_3 can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Write Cycle Descriptions

The write cycle description table for CYRS1545AV18 follows. [11, 12]

$\overline{\text{BWS}}_0$	$\overline{\text{BWS}}_1$	$\overline{\text{BWS}}_2$	$\overline{\text{BWS}}_3$	K	$\overline{\text{K}}$	Comments
L	L	L	L	L-H	-	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	L	L	L	-	L-H	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	H	H	H	L-H	-	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
L	H	H	H	-	L-H	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
H	L	H	H	L-H	-	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	L	H	H	-	L-H	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	H	L	H	L-H	-	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	L	H	-	L-H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	H	L	L-H	-	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	L	-	L-H	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	H	L-H	-	No data is written into the device during this portion of a write operation.
H	H	H	H	-	L-H	No data is written into the device during this portion of a write operation.

Notes

11. X = "Don't Care," H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.

12. Is based on a write cycle that was initiated in accordance with the [Write Cycle Descriptions](#) table. $\overline{\text{NWS}}_0$, $\overline{\text{NWS}}_1$, $\overline{\text{BWS}}_0$, $\overline{\text{BWS}}_1$, $\overline{\text{BWS}}_2$, and $\overline{\text{BWS}}_3$ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port

Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the [TAP Controller State Diagram on page 15](#). TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see [Instruction Codes on page 19](#)). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in [TAP Controller Block Diagram on page 16](#). Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The [Boundary Scan Order on page 20](#) shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on page 19](#).

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Instruction Codes on page 19](#). Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is an 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

You must be aware that the TAP controller clock only operates at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the K and K captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.


TAP Controller State Diagram

The state diagram for the TAP controller follows. [13]



Note
13. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range

Parameter [14, 15, 16]	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = -2.0 mA	1.4	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	1.6	-	V
V _{OL1}	Output LOW voltage	I _{OL} = 2.0 mA	-	0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	-	0.2	V
V _{IH}	Input HIGH voltage		0.65 × V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage		-0.3	0.35 × V _{DD}	V
I _X	Input and output load current	GND ≤ V _I ≤ V _{DD}	-5	5	μA

Notes

14. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in [Electrical Characteristics on page 22](#).
15. Overshoot: V_{IH(AC)} < V_{DDQ} + 0.85 V (Pulse width less than t_{CYC/2}), Undershoot: V_{IL(AC)} > -1.5 V (Pulse width less than t_{CYC/2}).
16. All Voltage referenced to Ground.

TAP AC Switching Characteristics

Over the Operating Range

Parameter ^[17, 18]	Description	Min	Max	Unit
t_{TCYC}	TCK clock cycle time	50	–	ns
t_{TF}	TCK clock frequency	–	20	MHz
t_{TH}	TCK clock HIGH	20	–	ns
t_{TL}	TCK clock LOW	20	–	ns
Setup Times				
t_{TMSS}	TMS setup to TCK clock rise	5	–	ns
t_{TDIS}	TDI setup to TCK clock rise	5	–	ns
t_{CS}	Capture setup to TCK rise	5	–	ns
Hold Times				
t_{TMSh}	TMS hold after TCK clock rise	5	–	ns
t_{TDIH}	TDI hold after clock rise	5	–	ns
t_{CH}	Capture hold after clock rise	5	–	ns
Output Times				
t_{TDOV}	TCK clock LOW to TDO valid	–	10	ns
t_{TDOX}	TCK clock LOW to TDO invalid	0	–	ns


Notes

17. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
18. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

TAP Timing and Test Conditions

Figure 3 shows the TAP timing and test conditions. [19]

Figure 3. TAP Timing and Test Conditions



Note

19. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

Identification Register Definitions

Instruction Field	Value		Description
	CYRS1543AV18	CYRS1545AV18	
Revision number (31:29)	000	000	Version number.
Cypress device ID (28:12)	11010010101010100	11010010101100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	109

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11 K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H

Bit #	Bump ID
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R
108	Internal

Power Up Sequence in QDR II+ SRAM

QDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


Power Up Sequence

- Apply power and drive $\overline{\text{DOFF}}$ either HIGH or LOW (All other inputs can be HIGH or LOW).
 - Apply V_{DD} before V_{DDQ} .
 - Apply V_{DDQ} before V_{REF} or at the same time as V_{REF} .
 - Drive $\overline{\text{DOFF}}$ HIGH.
- Provide stable $\overline{\text{DOFF}}$ (HIGH), power and clock (K, \overline{K}) for 10240 cycles to lock the DLL.

DLL Constraints

- DLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as $t_{KC \text{ Var}}$.
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 10240 cycles stable clock to relock to the desired clock frequency.

Figure 4. Power Up Waveforms



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	-65 °C to +150 °C
Case temperature under power	-55 °C to +125 °C
Junction temperature under power	-55 °C to +155 °C
Supply voltage on V _{DD} relative to GND	-0.5 V to +2.9 V
Supply voltage on V _{DDQ} relative to GND	-0.5 V to +V _{DD}
DC applied to outputs in high Z	-0.5 V to V _{DDQ} + 0.3 V

DC input voltage ^[20]	-0.5 V to V _{DD} + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, TM. 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Range	Case Temperature (T _c)	V _{DD} ^[21]	V _{DDQ} ^[21]
Military	-55 °C to +125 °C	1.8 ± 0.1 V	1.4 V to V _{DD}

Electrical Characteristics

Over the Operating Range

DC Electrical Characteristics

Over the Operating Range

Parameter ^[22]	Description	Test Conditions	Min	Typ	Max	Unit	
V _{DD}	Power supply voltage		1.7	1.8	1.9	V	
V _{DDQ}	I/O supply voltage		1.4	1.5	V _{DD}	V	
V _{OH}	Output High voltage	Note 23	V _{DDQ} /2 - 0.12	-	V _{DDQ} /2 + 0.12	V	
V _{OL}	Output Low voltage	Note 24	V _{DDQ} /2 - 0.12	-	V _{DDQ} /2 + 0.12	V	
V _{OH(LOW)}	Output High voltage	I _{OH} = -0.1 mA, nominal impedance	V _{DDQ} - 0.2	-	V _{DDQ}	V	
V _{OL(LOW)}	Output Low voltage	I _{OL} = 0.1 mA, nominal impedance	V _{SS}	-	0.2	V	
V _{IH}	Input High voltage		V _{REF} + 0.1	-	V _{DDQ} + 0.3	V	
V _{IL}	Input Low voltage		-0.3	-	V _{REF} - 0.1	V	
I _X	Input leakage current	GND ≤ V _I ≤ V _{DDQ}	-20	-	20	μA	
I _{OZ}	Output leakage current	GND ≤ V _I ≤ V _{DDQ} , output disabled	-20	-	20	μA	
V _{REF}	Input reference voltage ^[25]	Typical Value = 0.75 V	0.68	0.75	0.95	V	
I _{DD} ^[21]	V _{DD} operating supply	V _{DD} = Max, I _{OUT} = 0 mA, T _J = 125 °C f = f _{MAX} = 1/t _{CYC}					
		250 MHz	(× 18)	-	-	1275	mA
			(× 36)	-	-	1275	
I _{SB1}	Automatic power down current	Max V _{DD} , Both Ports Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} = 1/t _{CYC} , T _J = 125 °C, Inputs Static					
		250 MHz	(× 18)	-	-	570	mA
			(× 36)	-	-	570	

Notes

- Overshoot: V_{IH(AC)} < V_{DDQ} + 0.85 V (Pulse width less than t_{CYC}/2), Undershoot: V_{IL(AC)} > -1.5 V (Pulse width less than t_{CYC}/2).
- Power up: Assumes a linear ramp from 0 V to V_{DD(min)} within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.
- All Voltage referenced to Ground.
- Output are impedance controlled. I_{OH} = -(V_{DDQ}/2)/(RQ/5) for values of 175 Ω ≤ RQ ≤ 350 Ω.
- Output are impedance controlled. I_{OL} = (V_{DDQ}/2)/(RQ/5) for values of 175 Ω ≤ RQ ≤ 350 Ω.
- V_{REF(min)} = 0.68 V or 0.46 V_{DDQ}, whichever is larger, V_{REF(max)} = 0.95 V or 0.54 V_{DDQ}, whichever is smaller.
- The operation current is calculated with concurrent read and write cycles.

AC Electrical Characteristics

Over the Operating Range

Parameter ^[27, 28]	Description	Test Conditions	Min	Typ	Max	Unit
V _{IH}	Input High voltage		V _{REF} + 0.2	–	–	V
V _{IL}	Input Low voltage		–	–	V _{REF} – 0.2	V

Radiation Performance

Parameter	Test Conditions	Limits	Unit
Total dose	T _A = 25 °C, V _{DD} = V _{DDQ} = 1.8 V	300 Krad	Rads(Si) Co60
Soft error rate	T _A = 25 °C to 125 °C, V _{DD} = V _{DDQ} = 1.8 V w/ EDAC	1.0 × 10 ⁻¹⁰	Upsets/bit-day
Transient dose rate upset	Pulse Width (FWHM) = 50 ns, X-Ray, T _C = 25 °C, V _{DD} = V _{DDQ} = 1.8 V	2.0 × 10 ⁹	Rads(Si)/s
Neutron fluence	1 MeV equivalent energy, Unbiased T _A = 25 °C	2e14	N/cm ²
Latch up immunity	T _A = 125 °C, V _{DD} = V _{DDQ} = 1.9 V	110	MeVcm ² /mg

Capacitance

Parameter ^[29]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 1.8 V, V _{DDQ} = 1.5 V	10	pF
C _{CLK}	Clock input capacitance		10	pF
C _O	Output capacitance		10	pF

Thermal Resistance


Parameter ^[29]	Description	Test Conditions	165-ball CCGA Package	Unit
Θ _{JC}	Thermal resistance (junction to case)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	8.9	°C/W

Notes

27. Overshoot: V_{IH(AC)} < V_{DDQ} + 0.85 V (Pulse width less than t_{CYC/2}), Undershoot: V_{IL(AC)} > –1.5 V (Pulse width less than t_{CYC/2}).
 28. Power up: Assumes a linear ramp from 0 V to V_{DD(min)} within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.
 29. Tested initially and after any design or process change that may affect these parameters.

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms



Note

30. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, $V_{ref} = 0.75 \text{ V}$, $R_Q = 250 \Omega$, $V_{DDQ} = 1.5 \text{ V}$, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5.

Switching Characteristics

Over the Operating Range


Parameters ^[31, 32]		Description	250 MHz		Unit
Cypress Parameter	Consortium Parameter		Min	Max	
t _{POWER}		V _{DD} (typical) to the first access ^[33]	1	–	ms
t _{CYC}	t _{KHKH}	K clock cycle time	4.0	8.4	ns
t _{KH}	t _{KHKL}	Input clock (K/ \bar{K}) HIGH	1.6	–	ns
t _{KL}	t _{KLKH}	Input clock (K/ \bar{K}) LOW	1.6	–	ns
t _{KH\bar{K}H}	t _{KH\bar{K}H}	K clock rise to \bar{K} clock rise (rising edge to rising edge)	1.8	–	ns
Setup Times					
t _{SA}	t _{AVKH}	Address setup to K clock rise	0.5	–	ns
t _{SC}	t _{IVKH}	Control setup to K clock rise (\overline{RPS} , \overline{WPS})	0.5	–	ns
t _{SCDDR}	t _{IVKH}	DDR control setup to clock (K/ \bar{K}) rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)	0.5	–	ns
t _{SD} ^[34]	t _{DVKH}	D _[X:0] setup to clock (K/ \bar{K}) rise	0.5	–	ns
Hold Times					
t _{HA}	t _{KHAX}	Address hold after K clock rise	0.5	–	ns
t _{HC}	t _{KHIX}	Control hold after K clock rise (\overline{RPS} , \overline{WPS})	0.5	–	ns
t _{HCDDR}	t _{KHIX}	DDR control hold after clock (K/ \bar{K}) rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)	0.5	–	ns
t _{HD}	t _{KHDX}	D _[X:0] hold after clock (K/ \bar{K}) rise	0.5	–	ns
Output Times					
t _{CO}	t _{CHQV}	K/ \bar{K} clock rise to data valid	–	0.85	ns
t _{DOH}	t _{CHQX}	Data output hold after output K/ \bar{K} clock rise (Active to active)	–0.85	–	ns
t _{CCQO}	t _{CHCQV}	K/ \bar{K} clock rise to echo clock valid	–	0.85	ns
t _{CQOH}	t _{CHCQX}	Echo clock hold after C/ \bar{C} clock rise	–0.5	–	ns
t _{CQD}	t _{CQHQV}	Echo clock high to data valid	–	0.5	ns
t _{CQDOH}	t _{CQHQX}	Echo clock high to data invalid	–0.30	–	ns
t _{CQH}	t _{CQHCQL}	Output clock (CQ/ \overline{CQ}) HIGH ^[34]	1.55	–	ns
t _{CQH\bar{C}QH}	t _{CQH\bar{C}QH}	CQ clock rise to \overline{CQ} clock rise (rising edge to rising edge) ^[34]	1.55	–	ns
t _{CHZ}	t _{CHQZ}	Clock (K/ \bar{K}) rise to high Z (Active to high Z) ^[35, 36]	–	0.45	ns
t _{CLZ}	t _{CHQX1}	Clock (K/ \bar{K}) rise to low Z ^[35, 36]	–0.45	–	ns
t _{QVLD}	t _{CQHQVLD}	Echo Clock High to QVLD Valid ^[37]	–0.5	0.5	ns
DLL Timing					
t _{KC Var}	t _{KC Var}	Clock phase jitter	–	0.2	ns
t _{KC lock}	t _{KC lock}	DLL lock time (K)	10240	–	Cycles
t _{KC Reset}	t _{KC Reset}	K static to DLL reset	30	–	ns

Notes

31. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, V_{ref} = 0.75 V, R_Q = 250 Ω , V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5 on page 24.
32. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.
33. This part has a voltage regulator internally; t_{POWER} is the time that the power must be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.
34. These parameters are extrapolated from the input timing parameters (t_{KH \bar{K} H} – 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t_{KC Var}) is already included in the t_{KH \bar{K} H}). These parameters are only guaranteed by design and are not tested in production.
35. t_{CHZ}, t_{CLZ}, are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 24. Transition is measured \pm 100 mV from steady-state voltage.
36. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.
37. t_{QVLD} Spec is applicable for both rising and falling edges of QVLD signal.

Switching Waveforms

Figure 6. Read/Write/Deselect Sequence [38, 39, 40]



Notes


38. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

39. Outputs are disabled (high Z) one clock cycle after a NOP.

40. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note applies to [Figure 6](#).

Package Diagrams

Figure 7. 165-ball Ceramic Column Grid Array (CCGA) (21 × 25 mm) Package Outline, 001-58969




NOTES:

1. JEDEC REFERENCE : MQ-158 VAR BE-1
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-58969 *E

Figure 8. 165-ball Ceramic Land Grid Array (LGA) (21 × 25 × 3.07 mm) Package Outline, 002-21565



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	2.59	2.83	3.07
D	20.79	21.00	21.21
E	24.75	25.00	25.25
D1	12.70 BSC		
E1	17.78 BSC		
N	165		
$\varnothing b$	1.08	1.16	1.24
eD	1.27 BSC		
eE	1.27 BSC		

NOTES:
 1. ALL DIMENSIONS ARE IN MILLIMETERS.

002-21565 **

Acronyms

Acronym	Description
BWS	byte write select
CCGA	ceramic column grid array
DED	double error detection
DLL	delay lock loop
DDR	double data rate
DSCC	defense supply center columbus
EDAC	error detection and correction
HSTL	high speed transceiver logic
I/O	input/output
JTAG	Joint Test Action Group
LSB	least significant bit
LSBU	logical single-bit upsets
LMBU	logical multi-bit upsets
MSB	most significant bit
PDA	percent defect allowable
PIND	particle impact noise detection
PDA	percent defective allowable
QDR	quad data rate
RPS	read port select
SEC	single error correction
SEL	single event latch up
SRAM	static random access memory
TAP	test access port
TCK	test clock
TDI	test data in
TDO	test data out
TMS	test mode select
WPS	write port select

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Krad	kiloradian
MHz	megahertz
μA	microampere
μF	microfarad
μs	microsecond
mA	milliamperere
mm	millimeter
ms	millisecond
mV	millivolt
N/cm ²	Neutron particles fluence per cm ² area
ns	nanosecond
nm	nanometer
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
Rads(Si)	unit of absorbed radiation energy from ionizing radiation per kg of material. (1 rad(Si)) = 10 mGy = 10 ⁻² J/kg
V	volt
W	watt

Glossary

Total Dose	Permanent device damage due to ions over device life
Heavy Ion	Instantaneous device latch up due to single ion
LET	Linear energy transfer (measured in MeVcm ²)
Krad	Unit of measurement to determine device life in radiation environments.
Neutron	Permanent device damage due to energetic neutrons or protons
Prompt Dose	Data loss of permanent device damage due to X-rays and gamma rays < 20 ns
165-ball Ceramic Column Grid Array	Hermetic ceramic 165-column package. Columns attached by Six Sigma
RadStop Technology	Cypress's patented Rad Hard design methodology
DLAM	Defense Logistics Agency Land and Maritime
LSBU	Logical Single Bit Upset. Single bits in a single correction word are in error.
LMBU	Logical Multi Bit Upset. Multiple bits in a single correction word are in error.
Group A	General electrical testing
Group B	Mechanical - Dimensions, bond strength, solvents, die shear, solderability, lead integrity, seal, acceleration
Group C	Life test - 1000 hours at 125 °C
Group D	Package related mechanical tests - shock, vibration, Accel, salt, seal, lead finish adhesion, lid torque, thermal shock, moisture resistance
Group E	Radiation testing

Document History Page

Document Title: CYRS1543AV18/CYRS1545AV18, 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture with RadStop™ Technology Document Number: 001-60007				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2940931	HRP	05/31/2010	New data sheet.
*A	3016545	HRP	08/26/2010	Changed part numbers from CYRS1513AV18, CYRS1515AV18 to reflect change to QDR II+ die. Updated Switching Characteristics (Updated minimum and maximum values for Setup Time, Hold Time parameters, and updated minimum and maximum values for t _{CO} parameter under Output Time parameter). Updated Package Diagrams : spec 001-58969 – Changed revision from ** to *A. Added Units of Measure .
*B	3281455	HRP	06/13/2011	Changed status from Advance to Final. Replaced 2048 with 10240 for DLL lockup cycles in all instances across the document. Updated Configurations (Fixed typo). Updated Selection Guide . Updated DC Electrical Characteristics (Updated maximum current limit values for the parameters I _{DD} and I _{SB1} based on device characterization). Updated Radiation Performance (Updated limits of Radiation Data based on RHA qualification). Updated Thermal Resistance . Updated Switching Characteristics (Updated minimum and maximum timing values for the parameters t _{CO} , t _{DOH} , t _{CCQO} , t _{CQOH} based on device characterization). Updated Ordering Information (Updated part numbers). Updated Package Diagrams : spec 001-58969 – Changed revision from *A to *C. Updated to new template. Completing Sunset Review.
*C	3471321	HRP	12/21/2011	Updated Identification Register Definitions (Replaced the value of Cypress device ID (28:12) from 11010011011010100 to 11010010101010100 for CYRS1543AV18 and replaced the value of Cypress device ID (28:12) from 1101001101100100 to 11010010101100100 for CYRS1545AV18).
*D	3524961	HRP	02/14/2012	Updated Radiation Performance : Updated Prototyping Options : Updated description. Updated Selection Guide : Removed 200 MHz option. Updated Application Example : Updated Figure 2 . Updated Truth Table : Updated details corresponding to “Read Cycle”. Updated Maximum Ratings : Removed “Ambient temperature under power” and its corresponding details. Added “Case temperature under power” and its corresponding details. Updated details corresponding to “Junction temperature under power”. Updated Operating Range : Replaced “Junction Temperature (Tj)” with “Case Temperature (Tc)” in column heading. Updated Radiation Performance : Updated details under “Limits” column corresponding to Transient dose rate upset parameter. Updated Capacitance : Updated details in “Max” column corresponding to all parameters.

Document History Page (continued)

Document Title: CYRS1543AV18/CYRS1545AV18, 72-Mbit QDR [®] II+ SRAM Four-Word Burst Architecture with RadStop [™] Technology Document Number: 001-60007				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*D (cont.)	3524961	HRP	02/14/2012	Updated Thermal Resistance : Removed Θ_{JA} parameter and its corresponding details. Changed value of Θ_{JC} parameter from 11 °C/W to 8.9 °C/W corresponding to 165-ball CCGA Package. Updated Switching Characteristics : Updated all values of t_{CQD} and t_{QVLD} parameters under "Output Times".
*E	3537277	HRP	02/29/2012	Updated Radiation Performance : Updated Radiation Data : Updated description. Updated Ordering Information (Updated part numbers).
*F	3617759	HRP	05/15/2012	Updated Ordering Information (Updated part numbers). Updated Glossary . Completing Sunset Review.
*G	3640834	HRP	06/08/2012	Updated Radiation Performance : Updated Prototyping Options : Updated description. Updated Manufacturing Flow : Replaced "Class V Flow" with "Manufacturing Flow" in heading. Updated Glossary .
*H	3857750	HRP	01/04/2013	Updated Ordering Information (Updated part numbers).
*I	3900846	HRP	02/11/2013	Updated Neutron Soft Error Immunity (Changed value of Test Conditions of SEL parameter from 85 °C to 125 °C). Updated Pin Definitions (Changed Pin Name from A to A _[x:0]). Updated Functional Overview (Updated Qualification and Screening (Replaced Class V with Class Q)). Updated Application Example (Updated description (Replaced "four" with "two"))).
*J	3934155	MISA	03/15/2013	Updated Selection Guide : Changed Maximum operating current (125 °C, concurrent R/W) corresponding to "x 18" for 250 MHz frequency from 1225 mA to 1275 mA. Changed Maximum operating current (125 °C, concurrent R/W) corresponding to "x 36" for 250 MHz frequency from 1225 mA to 1275 mA. Updated Electrical Characteristics : Updated DC Electrical Characteristics : Changed maximum value of I_{DD} parameter corresponding to "x 18" for 250 MHz frequency from 1225 mA to 1275 mA. Changed maximum value of I_{DD} parameter corresponding to "x 36" for 250 MHz frequency from 1225 mA to 1275 mA. Changed maximum value of I_{SB1} parameter corresponding to "x 18" for 250 MHz frequency from 510 mA to 570 mA. Changed maximum value of I_{SB1} parameter corresponding to "x 36" for 250 MHz frequency from 510 mA to 570 mA. Removed 200 MHz frequency related information. Updated Switching Characteristics : Changed maximum value of t_{CO} and t_{CHQV} parameters from 0.7 ns to 0.85 ns. Changed minimum value of t_{DOH} and t_{CHQX} parameters from -0.7 ns to -0.85 ns. Changed maximum value of t_{CCQO} and t_{CHCQV} parameters from 0.7 ns to 0.85 ns. Changed minimum value of t_{CQOH} and t_{CHCQX} parameters from -0.7 ns to -0.5 ns. Removed 200 MHz frequency related information.

Document History Page (continued)

Document Title: CYRS1543AV18/CYRS1545AV18, 72-Mbit QDR [®] II+ SRAM Four-Word Burst Architecture with RadStop [™] Technology Document Number: 001-60007				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*J (cont.)	3934155	MISA	03/15/2013	Updated Package Diagrams : spec 001-58969 – Changed revision from *C to *D.
*K	4286754	MISA	02/21/2014	Updated Functional Overview : Updated Qualification and Screening : Replaced “Class Q” with “Class Q, Class V”. Updated Ordering Information (Updated part numbers). Updated to new template.
*L	4618500	PRIT	01/09/2015	Updated Radiation Performance : Updated Radiation Data : Updated 2 nd bulleted point. Updated Functional Description : Added “For a complete list of related resources, click here. ” at the end. Updated Pin Definitions : Updated description of CQ and $\overline{\text{CQ}}$ pins. Updated Functional Overview : Updated description. Updated Read Operations : Updated description. Updated Write Operations : Updated description. Updated Application Example : Updated Figure 2 .
*M	5956093	HRP	11/03/2017	Added 165-ball Ceramic Land Grid Array Package related information in all instances across the document. Updated Ordering Information : Updated part numbers. Updated Package Diagrams : spec 001-58969 – Changed revision from *D to *E. Added spec 002-21565 Rev. **. Updated to new template. Completing Sunset Review.
*N	6582348	HRP	05/27/2019	Updated to new template.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmhc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2010–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.