

PLL Considerations in QDR®-II/II+/DDR-II/II+ SRAMs

Author: Pritesh Mandaliya

Associated Project: No

Associated Part Family: CY7C1*KV18, CY7C2*KV18

Software Version: N/A

Related Application Notes: None

To get the latest version of this application note, or the associated project file, please visit <http://www.cypress.com/go/AN46982>.

AN46982 provides an overview of the operation of QDR-II/II+/DDR-II/II+ SRAMs in PLL disabled mode.

1 Introduction


QDR SRAM family of devices has a phase-locked loop (PLL) within the device to synchronize the output data to the input clocks thereby enabling the device to operate at higher frequencies.

QDR-II/II+/DDR-II/II+ devices can be operated with PLL enabled or PLL disabled. This application note provides an overview of the operation of the device when the PLL is disabled.

2 Overview of PLL in QDR-II/QDR-II+ DDR-II/DDR-II+ SRAMs

A PLL is implemented on QDR-II/II+ DDR-II/II+ SRAMs with the purpose of placing the output data coincident with the rising edge of C and \bar{C} (input clocks for output data), or K and \bar{K} when in single clock mode. The first piece of data begins to output a half clock cycle later than the first generation QDR. Figure 1 shows this scenario for a read operation. Write operation is unaffected by the presence of PLL.

Figure 1. QDR-I and QDR-II Output Data



As illustrated in Figure 1 the t_{CO} for QDR-II is very small compared to the t_{CO} on QDR-I.

When \overline{DOFF} signal is tied HIGH, PLL is enabled. In this mode the QDRII device operates with a read latency of 1.5 clock cycles (see Figure 1). When PLL is locked to a specific frequency in the range 120 MHz to the specified maximum clock frequency, the entire timings specific to the designated frequency of the part are valid. These timings are guaranteed by design. Figure 2 shows the scenario during power-up sequence with PLL enabled.

System designers typically operate the QDR-II/II+/DDR-II/II+ devices in PLL disabled mode in the following scenarios:


1. At operating frequencies below 120 MHz
2. During power up sequence ^[1]
3. Debug mode when full operational speed of SRAM is not required

During the initial design, it is natural to run the system at lower frequencies, which makes the data capturing easy. There is a constraint on the lower end of the frequency at which the PLL can operate, which is 120 MHz. To operate the system below this frequency, PLL is bypassed by strapping the \overline{DOFF} signal LOW.

In this mode, the read latency for QDR-II/II+/DDR-II/II+ devices is 1.0 clock cycle(see Figure-1) and the timings are guaranteed by design but not tested.

Figure 3 shows the scenario during power-up sequence with PLL disabled. Normal operation can be started early in this case.

Figure 2. Power-Up Waveforms for Frequency Greater Than 120 MHz (PLL Enabled)



¹ Refer to the knowledge base article link for \overline{DOFF} control input power-up sequence: <http://www.cypress.com/?id=4&rlD=40999>

Figure 3. Power-Up Waveforms for Frequency Less Than 120 MHz (PLL Disabled)




Table-1 shows the timings when the PLL is disabled.

 Table-1. Timing Parameters in PLL Disabled Mode ^[2, 3]

Parameter	Description	167 MHz		Unit
		Min	Max	
Timings Pertaining to Clock				
t_{CYC}	K Clock and C Clock Cycle Time	6.0	8.4	ns
t_{KH}	Input Clock (K/\bar{K} and C/\bar{C}) HIGH	2.4	-	ns
t_{KL}	Input Clock (K/\bar{K} and C/\bar{C}) LOW	2.4	-	ns
t_{KHKH}	K/\bar{K} Clock rise to \bar{K}/K Clock rise and C/\bar{C} to C/\bar{C} rise (rising edge to rising edge)	2.7	-	ns
t_{KHCH}	K/\bar{K} Clock rise to C/C clock rise (rising edge to rising edge)	0.0	3.55	ns
t_{KC}	Clock Phase Jitter (K, \bar{K} , C, \bar{C})	-	0.2	ns
$t_{KC\ lock}$	PLL lock time (K, C)	20	-	μ s
Setup times				
t_{SA}	Address Setup to K Clock Rise	0.7	-	ns
t_{SC}	Control Setup to K Clock Rise (\bar{LD} , R/\bar{W})	0.7	-	ns
t_{SCDDR}	DDR Control Setup to Clock (K/\bar{K}) Rise ($\overline{BWS_0}$, $\overline{BWS_1}$, $\overline{BWS_2}$, $\overline{BWS_3}$)	0.7	-	ns
t_{SD}	Data Setup to Clock (K/\bar{K}) Rise	0.7	-	ns
Hold times				
t_{HA}	Address Hold to K Clock Rise	0.7	-	ns
t_{HC}	Control Hold to K Clock Rise (\bar{LD} , R/\bar{W})	0.7	-	ns
t_{HCDDR}	DDR Control Hold to Clock (K/\bar{K}) Rise ($\overline{BWS_0}$, $\overline{BWS_1}$, $\overline{BWS_2}$, $\overline{BWS_3}$)	0.7	-	ns
t_{HD}	Data Hold to Clock (K/\bar{K}) Rise	0.7	-	ns
t_{QD}	Echo clock high to data change	-	0.40	ns

² These parameters are only guaranteed by design and are not tested in production.

³ The C and \bar{C} input clocks and dual clock mode are applicable only to the QDR-II/DDR-II SRAMs and not for the QDR-II+/DDR-II+ SRAMs.

Parameter	Description	167 MHz		Unit
		Min	Max	
t_{CQDOH}	Echo clock high to data change	-0.40	-	ns
t_{CLZ}	Clock (C and \bar{C}) rise to Low-Z	-0.50	-	ns
t_{CHZ}	Clock (C and \bar{C}) rise to High-Z (Active to High-Z)	-	0.50	ns
Output Timings when the PLL is Bypassed				
t_{CO}	C/\bar{C} Clock rise (or K/\bar{K} in single clock mode) to Data Valid	-	3.0	ns
t_{DOH}	Data Output Hold After Output C/\bar{C} clock Rise (Active to Active)	1.2	-	ns
t_{CCQO}	C/C Clock rise to echo clock valid	-	3.0	ns
t_{CQOH}	Echo clock hold after C/\bar{C} Clock rise	0.5	-	ns
t_{CQD}	Echo clock high to data change	-	0.40	ns
t_{CQDOH}	Echo clock high to data change	-0.40	-	ns
t_{CLZ}	Clock (C and \bar{C}) rise to Low-Z	0.5	-	ns
t_{CHZ}	Clock (C and \bar{C}) rise to High-Z (Active to High-Z)	-	3.0	ns

3 Summary

This application note outlines the operation of QDR-II/II+/DDR-II/II+ SRAMs specifically when the PLL is disabled. Please note that the timing parameters values are guaranteed only by design and not tested.

About the Author

Name: Pritesh Mandaliya.
Title: Applications Engineer Sr

Document History

Document Title: AN46982 - PLL Considerations in QDR®-II/II+/DDR-II/II+ SRAMs

Document Number: 001-46982

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2521141	NJY / AESA	06/25/2008	New Spec.
*A	3285879	OSN	06/17/2011	No technical updates.
*B	3339963	DSG	08/08/2011	No technical updates. Release to web.
*C	3667953	PRIT	07/09/2012	No technical updates. Completing Sunset Review.
*D	3734403	PRIT	09/12/2012	Updated Abstract. Updated Introduction. Removed "Overview of PLL in QDRII/II+DDRII/II+ SRAMs". Removed "PLL Timings when Enabled and Disabled". Removed "PLL Constraints". Added "PLL disabled mode". Updated Summary.
*E	4484246	DEVM	08/28/2014	Removed "PLL disabled mode". Added "Overview of PLL in QDR-II/QDR-II+ DDR-II/DDR-II+ SRAMs".
*F	4812440	PRIT	06/26/2015	Updated to new template. Completing Sunset Review.
*G	5850026	AJU	08/10/2017	Updated to new template. Completing Sunset Review.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

QDR SRAMs are a family of products defined and developed by the members of the QDR Consortium comprised of Cypress, Hitachi, IDT, NEC & Samsung.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.