Please note that Cypress is an Infineon Technologies Company. The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**
The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**
Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.
This application note describes the accelerated neutron testing procedure and test conditions that are applied during device qualification for Cypress SRAM devices. It covers Synchronous SRAM, Asynchronous SRAM, More Battery Life™ MoBL® SRAM, and Nonvolatile SRAM (nvSRAM) but does not contain soft error rate (SER) data for any of the SRAMs. Individual datasheets for Synchronous SRAMs list the derived accelerated neutron failure rates. SER data for other product families is available by request through Cypress Customer Care.

1 Introduction

The earth's atmosphere receives various kinds of atomic, or nuclear, radiation coming from outer space. The term soft fails indicates spontaneous (and temporary) changes in digital information due to radiation effects. Among all kinds of radiation, high-energy cosmic-ray neutrons have been reported to cause the most damage in modern-day electronics. The origin of these cosmic rays striking the earth's atmosphere is either the sun (energies up to 1 GeV) or isotropic galactic particles (energies > 108 GeV). The flux of these particles depends on the altitude and the geographical location. These high-energy neutrons create a burst of energy in the semiconductor substrate and form the most dominant soft error source.

Table 1 tells where you can get soft error rate (SER) data for various families of SRAM devices.

<table>
<thead>
<tr>
<th>SRAM Product</th>
<th>Technology</th>
<th>Where to find SER or SEL data</th>
</tr>
</thead>
<tbody>
<tr>
<td>Synchronous SRAM</td>
<td>90 nm, 65 nm</td>
<td>Datasheets</td>
</tr>
<tr>
<td>Synchronous SRAM</td>
<td>150 nm, 300 nm, 400 nm</td>
<td>Raise a Technical Support case</td>
</tr>
<tr>
<td>Asynchronous and Other SRAMs</td>
<td>All nodes</td>
<td>Raise a Technical Support case</td>
</tr>
</tbody>
</table>

2 SER Failure Mechanism

Figure 1 and Figure 2 illustrate the impact of soft errors in SRAMs.

Figure 1. Cross-Section of a Portion of Any CMOS SRAM

Figure 2. The Effect of a Particle Hit On a 6T SRAM Cell
As Figure 2 shows, an incident particle generates electron hole pairs directly (alpha particle) or indirectly (high-energy neutron, causing a burst of charge) in the SRAM. The electric field in the depletion region causes the charge to be collected by the junction, resulting in the current disturb of the struck MOS (NMOS). The restoring MOS (PMOS) tries to balance it, but its finite current drive and the channel conductance induce a voltage disturb in its drain. If this transient voltage pulse overcomes the threshold charge of the cell, the stored data flips.

3 Definitions

SER is defined as the probability that a device will fail. Usually it is expressed in failure-in-time (FIT) units, which are failures per 10^9 hours. A list of the major single event effect (SEE) phenomena and their definitions follows here:

- **Physical single-bit upset (PSBU):** This failure type involves a single particle causing only a single memory cell of the memory array to fail.
- **Physical multibit upset (PMBU):** This failure type involves a single particle causing more than one bit to fail in the physical memory array. By contrast, a multi cell upset (MCU) describes only the event itself and does not further specify how many bits are upset. This failure type involves more than one cell in the physical memory array changing its state. It can involve two to several hundreds of bits, depending on the particle.
- **Logical single-bit upset (LSBU):** This refers to the number of failing memory bits in the data word caused by a single event. LSBUs represent the true failure rate of the part as seen from the application level.
- **Logical multibit upset (LMBU):** This refers to more than one bit failing in a data word caused by a single event. SECDED ECC algorithms are unable to correct LMBU events.
- **Single event latchup (SEL):** An SEL is a circuit latchup caused by a single radiation particle. An SEL may or may not cause permanent device damage but requires power cycling of the device to resume normal operation.

The following sections describe in detail the tests and analysis conducted by Cypress to qualify memory parts against atmospheric neutron particles.

4 Test Methodology

Cypress performs accelerated neutron SER measurements across all of its technologies and architectures. These tests are performed in collaboration with either iRoC Technologies (France) or JD Instruments (US) and involve industry experts in the field of soft error measurement. Neutron tests are performed at well-calibrated neutron beam facilities in Los Alamos (US), at TRIUMF (Canada), and at TSL (Sweden). Not every available Cypress memory device has actually been tested. Typically, the largest density devices in a given architecture are tested and the FIT rates are applied to the rest of the architecture family, given that the memory cell architecture is identical.

Cypress uses a state-of-the-art test algorithm for dynamic accelerated neutron SER testing. The algorithm identifies and isolates various SEE phenomena, such as SER or SEL events, and logs the failing addresses. Figure 3 and Figure 4 explain the experimental setup.

A set of up to six units selected from different lots is mounted on a PCB and irradiated simultaneously with neutron particles at the neutron beam facility. During the irradiation, the memory devices are read and written to continuously. The test board is sandwiched by flux calibration boards to extract the exact shielding factor. The neutron fluence is measured by a thin-film breakdown counter (TFBC) monitor and an ionization chamber. The TFBC monitor is calibrated for absolute measurements. The ionization chamber is calibrated against the TFBC monitor. The fluence is obtained by counting ionization chamber pulses and applying a proportionality coefficient. This neutron fluence is then used to scale down the failures to FIT rates in New York City (NYC). Details about accelerated neutron testing are in JEDEC standard JESD89A (October 2006).
5 Test Conditions

The test conditions (Table 2) are judiciously chosen to test the memory device under all field operation conditions.

Table 2. Summary of Typical Neutron Test Conditions

<table>
<thead>
<tr>
<th>Test Detail</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Facility</td>
<td>TSL, TRIUMF, LANSCE</td>
</tr>
<tr>
<td>Device Part Number</td>
<td>CY7C1513AV18</td>
</tr>
<tr>
<td>Package Type</td>
<td>165 BGA</td>
</tr>
<tr>
<td>Number of Devices</td>
<td>Six</td>
</tr>
<tr>
<td>Voltage Range</td>
<td>1.7 V, 1.8 V, 1.9 V</td>
</tr>
<tr>
<td>Temperature Range</td>
<td>25°C, 85°C, 125°C</td>
</tr>
<tr>
<td>Pattern</td>
<td>CHB, ALL0, ALL1</td>
</tr>
<tr>
<td>Orientation</td>
<td>0°</td>
</tr>
<tr>
<td>Cycle Time</td>
<td>50 ns</td>
</tr>
</tbody>
</table>
Temperature: SER sensitivity with respect to temperature is a very important parameter, because failure rates can vary with temperature. At least two temperatures are applied during the neutron testing. Typically, the temperatures are room temperature (RT) and 85°C. JEDEC recommends testing the devices at elevated temperatures for SEL events. At Cypress we test our devices across the whole temperature range as specified in the datasheet, which for Sync SRAMs contains the SER FIT rates for room temperature and the SEL FIT rates for the maximum temperature. The following equation allows the calculation of the LSBU failure rates with respect to temperature between RT and maximum temperature:

- 90-nm SRAM technology: Sync, QDR®-II, QDR-II+
  \[ \text{LSBU}[T^\circ C] = \text{LSBU}[25^\circ C] + 1.03 \times (T-25) \]

- 65 nm SRAM technology: QDR-II, QDR-II+
  \[ \text{LSBU}[T^\circ C] = \text{LSBU}[25^\circ C] + 0.39 \times (T-25) \]

The above equations allow the adjustment of FIT rates for elevated operating temperatures. Note that the above temperatures are ambient temperatures.

Pattern: Test patterns are usually limited by the tester restrictions at the site. The standard test patterns are:
- (1) checkerboard
- (2) all "0"
- (3) all "1"
- (4) complementary checkerboard

Voltage: Because SER/SEL failure rates depend on the supply voltage, Cypress tests devices to the full \( V_{CC} \) range as specified in the datasheet. Almost all Cypress SRAM devices are internally regulated, so the external voltage does not result in any significant failure rate difference.

Frequency: The tests are conducted at the optimum test frequency as specified in the datasheet of the memory device. Because the actual test frequency is limited by the test setup, typical test frequencies are in the order of 10 to 30 MHz.

6 Neutron Beam Types

Two types of beams can be used for accelerated neutron SER tests. They are quasi-monoenergetic neutron (QMN) beams and spallation (or full-spectrum) beams.

6.1 QMN Beams

QMN beams consist of neutrons at a specific energy of the spectrum. Monoenergetic beams offer the advantage of scaling the energy integral as close as possible to the terrestrial neutron flux. However, test campaigns are quite time-consuming because several energy runs have to be carried out to cover the whole spectrum. JESD89A (p. 44) specifies that measurements be done for at least four data points at four different energies to correctly estimate the neutron failure rates. The monoenergetic neutron beam at the Svedberg Lab (TSL) at Uppsala University in Sweden typically operates at energies of 20 MeV, 50 MeV, 100 MeV, and 180MeV.

6.2 Spallation Beams

A spallation beam is a single beam with neutrons spreading across all energies of the neutron spectrum. Neutrons between 20 MeV and 250 MeV are of primary interest. Some of the full-spectrum neutron beams that Cypress uses to qualify memory devices are at Los Alamos Neutron Science Center (LANSCE); TRIUMF in Vancouver, Canada; and Atmospheric-like Neutrons from thick Target (ANITA) at TSL in Uppsala, Sweden. The neutron beams at LANSCE and ANITA typically have a higher than normal fluence of neutrons, and the FIT rates obtained are about 45 to 70 percent higher than QMN FIT rates. Figure 5 shows a comparison of neutron spectra to the terrestrial ground spectrum.
7 FIT Calculation

Typically, SER is measured in FITs. One FIT is a single failure in 10^9 device hours. It is always a good practice to specify the SER of any device in FITs/Mb or FIT/bit so as to normalize it over different densities. Moreover, because neutron flux varies with location and altitude, JESD89A specifies that sea level in NYC be the reference point for all SER FIT rates. Cypress follows the FIT rate calculation procedures exactly as outlined in JESD89A.

8 Confidence Limits

A common practice in this type of testing is to calculate confidence limits as a function of the number of events observed so that the experimenter can judge when to end the experiment. According to JESD89A, chi-squared statistics (which are a special case of the gamma function) are used to calculate 95-percent confidence limits on the failure rate obtained from these tests. JESD89A explains the detailed procedure on how to calculate the confidence intervals. For extremely low failure parameters, such as our SEL and LMBU measurements, a special form of the chi-squared statistic is applied. The 95-percent confidence limit is calculated using the following equation:

\[
\text{LMBU(95\%CL)} = \chi^2 \left(0.025, 2\right) \left(2 \times \text{Mbit.hrs} \times 1 \times 10^{-9}\right)
\]

...where Mbit.hrs can be calculated to:

\[
\text{Mbit.hrs} = \frac{\text{Total Neutron Fluence}}{\text{NYC Neutron Flux}} \times \text{Density}
\]

The TotalNeutronFluence represents the amount of neutrons to which all tested devices are exposed during the test campaign (total fluence). The FIT rate is then scaled to NYC flux conditions where 12 neutrons/cm^2/hr are assumed.

You can use the same equation to calculate the 95-percent confidence level for SEL. The confidence level intervals are decreasing with higher neutron exposure (fluence) or with testing a larger quantity of units.

The MAX FIT rate values specified in the Cypress datasheets or SER reports for neutron soft error immunity for the LMBU and SEL parameters are actually theoretical limits obtained by applying the previously mentioned formulas. No actual LMBU or SEL event is observed during accelerated neutron testing. During the entire campaign, the devices are typically exposed to 2–3 E9 neutrons/cm^2, which represents more than 10,000 years of neutron exposure at NYC.
9 Summary

High-energy neutrons generated from cosmic rays are the most dominant source of soft errors. Cypress follows state-of-the-art methodology to correctly measure and quantify the failure rates. Understanding the SER failure mechanism and knowledge of Soft Error Rate for specific SRAMs will help you design your system in a better way.

About the Author

Name: Nayan Patel
Title: Tech Dev Engineer Staff
Background: Nayan Patel has an MSci degree from the Indian Institute of Science
## Document History

**Document Title:** AN54908 - Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates  
**Document Number:** 001-54908

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>2753723</td>
<td>HRP / NYBP</td>
<td>08/26/09</td>
<td>New Spec.</td>
</tr>
<tr>
<td>*A</td>
<td>3741412</td>
<td>NYBP</td>
<td>09/12/2012</td>
<td>Updated Abstract (To clearly explain the scope of this document). Updated Introduction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Added SER Failure Mechanism. Updated Test Methodology (included Figure 3 and Figure 4 and also improved explanation). Added Summary.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Updated to new template.</td>
</tr>
<tr>
<td>*B</td>
<td>4097862</td>
<td>NYBP</td>
<td>08/16/2013</td>
<td>Added a table in Introduction section describing where to find SER data for each family of SRAM. Minor edits throughout. Updated to new template.</td>
</tr>
<tr>
<td>*C</td>
<td>5413906</td>
<td>PRIT</td>
<td>08/24/2016</td>
<td>Updated template</td>
</tr>
<tr>
<td>*D</td>
<td>5818121</td>
<td>AESATMP9</td>
<td>07/14/2017</td>
<td>Updated logo and copyright.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products
- ARM® Cortex® Microcontrollers: cypress.com/arm
- Automotive: cypress.com/automotive
- Clocks & Buffers: cypress.com/clocks
- Interface: cypress.com/interface
- Internet of Things: cypress.com/iot
- Memory: cypress.com/memory
- Microcontrollers: cypress.com/mcu
- PSoC: cypress.com/psoc
- Power Management ICs: cypress.com/pmic
- Touch Sensing: cypress.com/touch
- USB Controllers: cypress.com/usb
- Wireless Connectivity: cypress.com/wireless

PSoc® Solutions
- PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community
- Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support
- cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

©Cypress Semiconductor Corporation, 2009-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS RESERVES THE RIGHT TO MAKE CHANGES TO THIS DOCUMENT WITHOUT FURTHER NOTICE. CYPRESS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE USE OF ANY PRODUCT OR CIRCUIT DESCRIBED IN THIS DOCUMENT. ANY INFORMATION PROVIDED IN THIS DOCUMENT, INCLUDING ANY SAMPLE DESIGN INFORMATION OR PROGRAMMING CODE, IS PROVIDED ONLY FOR REFERENCE PURPOSES. IT IS THE RESPONSIBILITY OF THE USER OF THIS DOCUMENT TO PROPERLY DESIGN, PROGRAM, AND TEST THE FUNCTIONALITY AND SAFETY OF ANY APPLICATION MADE OF THIS INFORMATION AND ANY RESULTING PRODUCT. CYPRESS PRODUCTS ARE NOT DESIGNED, INTENDED, OR AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN SYSTEMS DESIGNED OR INTENDED FOR THE OPERATION OF WEAPONS, WEAPONS SYSTEMS, NUCLEAR INSTALLATIONS, LIFE-SUPPORT DEVICES OR SYSTEMS, OTHER MEDICAL DEVICES OR SYSTEMS (INCLUDING RESUSCITATION EQUIPMENT AND SURGICAL IMPLANTS), POLLUTION CONTROL OR HAZARDOUS SUBSTANCES MANAGEMENT, OR OTHER USES WHERE THE FAILURE OF THE DEVICE OR SYSTEM COULD CAUSE PERSONAL INJURY, DEATH, OR PROPERTY DAMAGE ("UNINTENDED USES"). A CRITICAL COMPONENT IS ANY COMPONENT OF A DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE DEVICE OR SYSTEM, OR TO AFFECT ITS SAFETY OR EFFECTIVENESS. CYPRESS IS NOT LIABLE, IN WHOLE OR IN PART, AND YOU SHALL AND HEREBY RELEASE CYPRESS FROM ANY CLAIM, DAMAGE, OR OTHER LIABILITY ARISING FROM OR RELATED TO ANY UNINTENDED USES OF CYPRESS PRODUCTS. YOU SHALL INDEMNIFY AND HOLD CYPRESS HARMLESS FROM AND AGAINST ALL CLAIMS, COSTS, DAMAGES, AND OTHER LIABILITIES, INCLUDING CLAIMS FOR PERSONAL INJURY OR DEATH, ARISING FROM OR RELATED TO ANY UNINTENDED USES OF CYPRESS PRODUCTS.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSOC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.