Device Overview

Architecture
- Cypress 45-nm MirrorBit® technology that stores two data bits in each memory array cell
- Sector Architecture options
  - Uniform: Address space consists of all 256 KB Sectors
  - Hybrid
    - Configuration 1: Address space consists of thirty-two 4 KB sectors grouped either on the top or the bottom while the remaining sectors are all 256 KB
    - Configuration 2: Address space consists of thirty-two 4 KB sectors equally split between top and bottom while the remaining sectors are all 256 KB
- Page Programming buffer of 256 or 512 bytes
- OTP Secure Silicon array of 1024 bytes (32 x 32 bytes)

Interface
- Quad SPI
  - Supports 1S-1S-4S, 1S-4S-4S, 1S-4D-4D, 4S-4S-4S, 4S-4D-4D protocols
  - SDR option runs up to 83 MBps (166 MHz clock speed)
  - DDR option runs up to 102 MBps (102 MHz clock speed)
- Dual SPI
  - Supports 1S-2S-2S protocol
  - SDR option runs up to 41.5 MBps (166 MHz clock speed)
- SPI
  - Supports 1S-1S-1S protocol
  - SDR option runs up to 21 MBps (166 MHz clock speed)

Highlights
- Safety Features
  - Functional Safety with the Industry’s first ISO26262 ASIL B compliant and ASIL D ready NOR flash
  - EnduraFlex™ Architecture provides High-Endurance and Long Retention Partitions
  - Data Integrity CRC detects errors in memory array
  - SafeBoot reports device initialization failures, detects configuration corruption, and provides recovery options
  - Built-in Error Correcting Code (ECC) corrects Single-bit Error and detects Double-bit Error (SECDED) on memory array data
  - Sector Erase Status indicator for power loss during erase
- Protection Features
  - Legacy Block Protection for memory array and device configuration
  - Advanced Sector Protection for individual memory array sector based protection

Identification
- Serial Flash Discoverable Parameters (SFDI) describing device functions and features
- Device Identification, Manufacturer Identification and Unique Identification

Data Integrity
- 256 Mb Devices
  - Minimum 640,000 Program-Erase Cycles for the Main array
- 512 Mb Devices
  - Minimum 1,280,000 Program-Erase Cycles for the Main array
- 1 Gb Devices
  - Minimum 2,560,000 Program-Erase Cycles for the Main array
- All Devices
  - Minimum 300,000 Program-Erase Cycles for the 4 KB Sectors
  - Minimum 25 Years Data Retention

Supply Voltage
- 1.7-V to 2.0-V (HS-T)
- 2.7-V to 3.6-V (HL-T)

Grade/Temperature Range
- Industrial (−40 °C to +85 °C)
- Industrial Plus (−40 °C to +105 °C)
- Automotive AEC-Q100 Grade 3 (−40 °C to +85 °C)
- Automotive AEC-Q100 Grade 2 (−40 °C to +105 °C)
- Automotive AEC-Q100 Grade 1 (−40 °C to +125 °C)

Packages
- 256 Mb and 512 Mb:
  - 24-ball BGA 6 x 8 mm
  - 16-lead SOIC (300 mil)
  - 8-contact WSON 6 x 8 mm
- 1 Gb:
  - 24-ball BGA 8 x 8 mm
  - 16-lead SOIC (300 mil)
Performance Summary

Maximum Read Rates

<table>
<thead>
<tr>
<th>Transaction</th>
<th>Initial Access Latency (Cycles)</th>
<th>Clock Rate (MHz)</th>
<th>MBps</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPI Read</td>
<td>0</td>
<td>50</td>
<td>6.25</td>
</tr>
<tr>
<td>SPI Fast Read</td>
<td>9</td>
<td>166</td>
<td>20.75</td>
</tr>
<tr>
<td>Dual Read SDR</td>
<td>7</td>
<td>166</td>
<td>41.5</td>
</tr>
<tr>
<td>Quad Read SDR</td>
<td>10</td>
<td>166</td>
<td>83</td>
</tr>
<tr>
<td>Quad Read DDR</td>
<td>7</td>
<td>102</td>
<td>102</td>
</tr>
</tbody>
</table>

Typical Program and Erase Rates

<table>
<thead>
<tr>
<th>Operation</th>
<th>KBps</th>
</tr>
</thead>
<tbody>
<tr>
<td>256B Page Programming (4 KB Sector / 256 KB Sector)</td>
<td>595 / 533</td>
</tr>
<tr>
<td>512B Page Programming (4 KB Sector / 256 KB Sector)</td>
<td>753 / 898</td>
</tr>
<tr>
<td>256 KB Sector Erase</td>
<td>331</td>
</tr>
<tr>
<td>4 KB Sector Erase</td>
<td>95</td>
</tr>
</tbody>
</table>

Typical Current Consumption

<table>
<thead>
<tr>
<th>Operation</th>
<th>Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDR Read 50 MHz</td>
<td>10</td>
</tr>
<tr>
<td>SDR Read 166 MHz</td>
<td>53</td>
</tr>
<tr>
<td>DDR Read 102 MHz</td>
<td>50</td>
</tr>
<tr>
<td>Program</td>
<td>50</td>
</tr>
<tr>
<td>Erase</td>
<td>50</td>
</tr>
<tr>
<td>Standby (HS-T)</td>
<td>0.011</td>
</tr>
<tr>
<td>Standby (HL-T)</td>
<td>0.014</td>
</tr>
<tr>
<td>Deep Power Down (HS-T)</td>
<td>0.0013</td>
</tr>
<tr>
<td>Deep Power Down (HL-T)</td>
<td>0.0022</td>
</tr>
</tbody>
</table>
Pinout and Signal Description

Figure 1. 24-Ball BGA Pinout Configuration[1]

Figure 2. 16-Lead SOIC Package (SO316), Top View

Note
1. Flash memory devices in BGA packages can be damaged if exposed to ultrasonic cleaning methods. The package, data integrity, or both may be compromised if the package body is exposed to temperatures above 150 °C for prolonged periods of time.
Table 1. Signal Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Type</th>
<th>Mandatory/Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS#</td>
<td>Input</td>
<td>Mandatory</td>
<td>Chip Select (CS#). All bus transactions are initiated with a HIGH to LOW transition on CS# and terminated with a LOW to HIGH transition on CS#. Driving CS# LOW enables the device, placing it in the active mode. When CS# is driven HIGH, the device enters standby mode, unless an internal embedded operation is in progress. All other input pins are ignored and the output pins are put in high impedance state. On parts where the pin configuration offers a dedicated RESET# pin, it remains active when CS# is HIGH.</td>
</tr>
<tr>
<td>CK</td>
<td>Input</td>
<td>Mandatory</td>
<td>Clock (CK). Clock provides the timing of the serial interface. Transactions are latched on the rising edge of the clock. In SDR protocol, command, address and data inputs are latched on the rising edge of the clock, while data is output on the falling edge of the clock. In DDR protocol, command, address and data inputs are latched on both edges of the clock, and data is output on both edges of the clock.</td>
</tr>
<tr>
<td>DQ0 / SI</td>
<td>Input/Output</td>
<td>Mandatory</td>
<td>Serial Input (SI) for single SPI protocol Dell Q0 Input/Output for Dual or Quad SPI protocol</td>
</tr>
<tr>
<td>DQ1 / SO</td>
<td>Input/Output</td>
<td>Mandatory</td>
<td>Serial Output (SO) for single SPI protocol Dell Q1 Input/Output for Dual or Quad SPI protocol</td>
</tr>
<tr>
<td>DQ2 / WP#</td>
<td>Input/Output (weak Pull-up)</td>
<td>Mandatory</td>
<td>Write Protect (WP#) for single and dual SPI protocol Dell Q2 Input/Output for Quad SPI protocol The signal has an internal pull-up resistor and can be left unconnected in the host system if not used for Quad transactions or write protection. If write protection is enabled, the host system is required to drive WP# HIGH or LOW during write register transactions.</td>
</tr>
<tr>
<td>DQ3 / RESET#</td>
<td>Input/Output (weak Pull-up)</td>
<td>Mandatory</td>
<td>RESET# for single and dual SPI protocol. This signal can be configures as RESET# when CS# is HIGH or Quad SPI protocol is disabled. Dell Q3 Input/Output for Quad SPI protocol The signal has an internal pull-up resistor and can be left unconnected in the host system if not used for Quad SPI transactions or RESET#</td>
</tr>
<tr>
<td>RESET#</td>
<td>Input (weak Pull-up)</td>
<td>Optional</td>
<td>Hardware Reset (RESET#). When LOW, the device will self initialize and return to the array read state. DQ[3:0] are placed into the high impedance state when RESET# is LOW. RESET# includes a weak pull-up, meaning, if RESET# is left unconnected it will be pulled up to the HIGH state on its own.</td>
</tr>
<tr>
<td>VCC</td>
<td>Power Supply</td>
<td>Mandatory</td>
<td>Core Power Supply</td>
</tr>
<tr>
<td>VSS</td>
<td>Ground Supply</td>
<td>Mandatory</td>
<td>Core Ground</td>
</tr>
<tr>
<td>DNU</td>
<td>–</td>
<td>–</td>
<td>Do Not Use.</td>
</tr>
</tbody>
</table>
General Description

The Cypress Semper™ Flash with Quad SPI family of products are high-speed CMOS, MirrorBit NOR flash devices. Semper Flash is designed for Functional Safety with development according to ISO 26262 standard to achieve ASIL-B compliance and ASIL-D readiness.

Semper Flash with Quad SPI devices support traditional SPI single bit serial input and output, optional two bit (Dual I/O or DIO) as well as four bit wide Quad I/O (QIO) and Quad Peripheral Interface (QPI) protocols. In addition, there are DDR read transactions for QIO and QPI that transfer address and read data on both edges of the clock.

Read operations from the device are burst oriented. Read transactions can be configured to use either a wrapped or linear burst. Wrapped bursts read from a single page whereas linear bursts can read the whole memory array.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (HIGH) to a logic 0 (LOW). Only an erase operation can change a memory bit from a 0 to a 1. An erase operation must be performed on a complete sector (4 KBs or 256 KBs).

Semper Flash provides a flexible sector architecture. The address space can be configured as either a uniform 256 KB sector array, or a hybrid configuration 1 where thirty-two 4 KB sectors are either grouped at the top or at the bottom while the remaining sectors are all 256 KB, or a hybrid configuration 2 where the thirty-two 4 KB sectors are equally split between the top and the bottom while the remaining sectors are all 256 KB.

The Page Programming Buffer used during a single programming operation is configurable to either 256 bytes or 512 bytes. The 512 byte option provides the highest programming throughput.

Figure 4. Logic Block Diagram

The Semper Flash with Quad SPI family consists of multiple densities with, 1.8V and 3.0V core and I/O voltage options.

The device control logic is subdivided into two parallel operating sections: the Host Interface Controller (HIC) and the Embedded Algorithm Controller (EAC). The HIC monitors signal levels on the device inputs and drives outputs as needed to complete read, program, and write data transfers with the host system. The HIC delivers data from the currently entered address map on read transfers; places write transfer address and data information into the EAC command memory, and notifies the EAC of power transition, and write transfers. The EAC interrogates the command memory, after a program or write transfer, for legal command sequences and performs the related Embedded Algorithms.

Changing the nonvolatile data in the memory array requires a sequence of operations that are part of Embedded Algorithms (EA). The algorithms are managed entirely by the internal EAC. The main algorithms perform programming and erase of the main flash array data. The host system writes command codes to the flash device. The EAC receives the command, performs all the necessary steps to complete the transaction, and provides status information during the progress of an EA.
Executing code directly from Flash memory is often called Execute-In-Place (XIP). By using XIP with Semper Flash devices at the higher clock rates with Quad or DDR Quad SPI transactions, the data transfer rate can match or exceed traditional parallel or asynchronous NOR flash memories while reducing signal count dramatically.

EnduraFlex™ Architecture provides system designers the ability to customize the NOR Flash endurance and retention for their specific application. The host defines partitions for high endurance or long retention, providing up to 1+ million cycles or 25 years of data retention.

The Semper Flash with Quad SPI device supports error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for single-bit and double-bit error detection and single-bit correction during read.

The Semper Flash with Quad SPI device has built-in diagnostic features providing the host system with the device status.

- Program and Erase Operation: Reporting of program or erase success, failure and suspend status
- Error Detection and Correction: 1-bit and/or 2-bit error status with address trapping and error count
- Data Integrity Check: Error detection over memory array contents
- SafeBoot: Reporting of proper flash device initialization and configuration corruption recovery
- Sector Erase Status: Reporting of erase success or failure status per sector
- Sector Erase Counter: Counts the number of erase cycles per sector
Ordering Information

Ordering Part Number

The ordering part number is formed by a valid combination of the following:

- **S25HL**
- **S25HS**

<table>
<thead>
<tr>
<th>512</th>
<th>T</th>
<th>FA</th>
<th>M</th>
<th>H</th>
<th>I</th>
<th>00</th>
<th>1</th>
</tr>
</thead>
</table>

Packing Type(2)

- 0 = Tray
- 1 = Tube
- 3 = 13” Tape and Reel

Model Number (Additional Ordering Options)

- 01 = BGA / WSON 6 x 8 mm, SOIC – 16 package
- 03 = BGA 8 x 8 mm package

Grade / Temperature Range

- I = Industrial (–40 °C to + 85 °C)
- V = Industrial Plus (–40 °C to + 105 °C)
- A = Automotive, AEC-Q100 Grade 3 (–40 °C to + 85 °C)
- B = Automotive, AEC-Q100 Grade 2 (–40 °C to +105 °C)
- M = Automotive, AEC-Q100 Grade 1 (–40 °C to +125 °C)

Package Materials

- H = Low-Halogen, Lead (Pb)-free

Package Type

- M = 16-pin SOIC
- N = 8-contact WSON 6 x 8 mm
- B = 24-ball 5 x 5 BGA, 1.00 mm pitch

Speed

- DP = 133 MHz SDR / 66 MHz DDR
- DS = 166 MHz SDR / 83 MHz DDR
- FA = 166 MHz SDR / 102 MHz DDR

Device Technology

- T = 45-nm MirrorBit Process Technology

Density

- 256 = 256 Mb
- 512 = 512 Mb
- 01G = 1 Gb

Device Family

- S25HS Quad SPI High Performance 1.8V
- S25HL Quad SPI High Performance 3.0V

Register for the Semper Access Program and get access to datasheets, application notes, models, software, and evaluation kits.

**Note**


Document Number: 002-23880 Rev. *A*
# Document History Page

Document Title: S25HS256T/S25HS512T/S25HS01GT/S25HL256T/S25HL512T/S25HL01GT, 256-Mb (32-MB)/512-Mb (64-MB)/1-Gb (128-MB), HS-T (1.8-V)/HL-T (3.0-V), Semper® Flash with Quad SPI
Document Number: 002-23880

<table>
<thead>
<tr>
<th>Rev.</th>
<th>ECN No.</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>6169693</td>
<td>05/09/2018</td>
<td>New data sheet.</td>
</tr>
</tbody>
</table>
Sales, Solutions, and Legal Information

Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products
- Arm® Cortex® Microcontrollers: cypress.com/arm
- Automotive: cypress.com/automotive
- Clocks & Buffers: cypress.com/clocks
- Interface: cypress.com/interface
- Internet of Things (IoT): cypress.com/iot
- Memory: cypress.com/memory
- Microcontrollers: cypress.com/mcu
- PSoC: cypress.com/psoc
- Power Management ICs: cypress.com/pmic
- Touch Sensing: cypress.com/touch
- USB Controllers: cypress.com/usb
- Wireless Connectivity: cypress.com/wireless

PSoc® Solutions
- PSoC 1
- PSoC 3
- PSoC 4
- PSoC 5LP
- PSoC 6 MCU

Cypress Developer Community
- Community
- Projects
- Video
- Blogs
- Training
- Components

Technical Support
- cypress.com/support

© Cypress Semiconductor Corporation, 2018–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (i) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, “Security Breach”). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress’s published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.