

## Advantages of 65-nm Technology over 90-nm Technology QDR® Family of SRAMs

**Associated Project: No**  
**Associated Part Family: CY7C13xxKV18, CY7C14xxKV18**  
**CY7C15xxKV18, CY7C25xxKV18, CY7C16xxKV18, CY7C26xxKV18**  
**Software Version: None**  
**Related Application Notes: AN42468, AN54908**

The advantages of the 65-nm technology QDR® SRAMs over the 90-nm technology QDR® SRAM devices are outlined in this Application Note.

### Introduction

The 65-nm technology QDR family of devices offers significant advantages over the 90-nm technology family. This application note describes these advantages and provides guidelines to migrate from 90-nm to 65-nm devices.

### Overview

Table 1 highlights the features and differences between the 65-nm and 90-nm QDR device families.

Table 1. Features of 65-nm and 90-nm QDR Family of Devices

		QDR II	DDRII	DDRII SIO	QDRII+	QDRII+	DDRII+	DDRII+	DDRII+ SIO	DDRII+ SIO
Read Latency – 90-nm and 65-nm		1.5	1.5	1.5	2	2.5	2	2.5	2	2.5
Write Latency – 90-nm and 65-nm		1	1	1	1	1	1	1	1	1
Frequency (Burst of 4)	65-nm	333 MHz	333 MHz	N/A	450 MHz	550 MHz	450 MHz	550 MHz	N/A	N/A
	90-nm	300 MHz	300 MHz	N/A	400 MHz	450 MHz	400 MHz	450 MHz	N/A	N/A
Bandwidth <sup>[1]</sup> (Burst of 4)	65-nm	48 Gbps	24 Gbps	N/A	64 Gbps	80 Gbps	32 Gbps	40 Gbps	N/A	N/A
	90-nm	44 Gbps	22 Gbps	N/A	58 Gbps	64 Gbps	29 Gbps	32 Gbps	N/A	N/A
I <sub>dd</sub> - Active Current <sup>[2,4]</sup> (Burst of 4)	65-nm	850 mA	510 mA	N/A	1100 mA	1310 mA	630 mA	740 mA	N/A	N/A
	90-nm	1040 mA	900 mA	N/A	1300 mA	1475 mA	950 mA	1050 mA	N/A	N/A
I <sub>ddq</sub> - I/O Switching Current <sup>[3,4]</sup> (Burst of 4)	65-nm	90 mA	90 mA	N/A	120 mA	150 mA	120 mA	150 mA	N/A	N/A
	90-nm	80 mA	80 mA	N/A	110 mA	120 mA	110 mA	120 mA	N/A	N/A

65-nm	90-nm	65-nm and 90-nm
-------	-------	-----------------

<sup>1</sup> Maximum Bandwidth = Maximum frequency x Data Rate x Maximum Bus Width x Number of Ports

<sup>2</sup> The active currents specified above for comparison are the values for 72M QDRII/DDRII/QDRII+/DDRII+ SRAMs. Refer to the respective product datasheets for active currents (I<sub>dd</sub>) for other density SRAMs in the link below:  
<http://www.cypress.com/?id=95>

<sup>3</sup> The I/O switching currents specified above for comparison are the values based on 1.5 V V<sub>ddq</sub>, 5 pF load capacitance, 36 switching I/Os, and mentioned highest frequency assumptions.

<sup>4</sup> To calculate the total power consumed by SRAM, refer the tool in the link below:  
<http://www.cypress.com/?docID=23984>

Table 1. Features of 65-nm and 90-nm QDR Family of Devices

		QDR II	DDRII	DDRII SIO	QDRII+	QDRII+	DDRII+	DDRII+	DDRII+ SIO	DDRII+ SIO
Frequency (Burst of 2)	65-nm	333 MHz	333 MHz	333 MHz	333 MHz	333 MHz	450 MHz	550 MHz	450 MHz	550 MHz
	90-nm	300 MHz	300 MHz	300 MHz	300 MHz	300 MHz	400 MHz	450 MHz	N/A	N/A
Bandwidth <sup>1</sup> (Burst of 2)	65-nm	48 Gbps	24 Gbps	24 Gbps	48 Gbps	48 Gbps	32 Gbps	40 Gbps	64 Gbps	80 Gbps
	90-nm	44 Gbps	22 Gbps	22 Gbps	44 Gbps	44 Gbps	29 Gbps	32 Gbps	N/A	N/A
I <sub>dd</sub> - Active Current <sup>2,4</sup> (Burst of 2)	65-nm	990 mA	640 mA	640 mA	990 mA	990 mA	820 mA	970 mA	820 mA	970 mA
	90-nm	1215 mA	1020 mA	980 mA	N/A	1150 mA	1420 mA	1420 mA	N/A	N/A
I <sub>ddq</sub> - I/O Switching Current <sup>3,4</sup> (Burst of 2)	65-nm	90 mA	90 mA	90 mA	90 mA	90 mA	120 mA	150 mA	120 mA	150 mA
	90-nm	80 mA	80 mA	80 mA	N/A	80 mA	110 mA	120 mA	N/A	N/A
Input/Output Capacitance <sup>5</sup>	65-nm	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF	4 pF/4 pF
	90-nm	5.5 pF/6 pF	5.5 pF/6 pF	5.5 pF/6 pF	5 pF/7 pF	5 pF/7 pF	5 pF/8 pF	5 pF/8 pF	N/A	N/A
Input Clocks for Output Data (C,C#) — 90-nm and 65-nm		Yes			No					
QVLD (Valid output data indicator) — 90-nm and 65-nm		No			Yes					
ODT (On-Die Termination) — Applicable in 65-nm only. Not supported in 90-nm.		No			Yes					
Density	65-nm	18 Mb, 36 Mb, 72 Mb, and 144 Mb								
	90-nm	18 Mb, 36 Mb, 72 Mb								
Organization (Bus Width) – 90-nm and 65-nm		x9, x18, x36								
VDD (Core) – 90-nm and 65-nm		1.8 V ± 0.1 V								
VDDQ (I/O) – 90-nm and 65-nm		1.8 V ± 0.1 V or 1.5 V ± 0.1 V								
SER (FIT/Mb) <sup>6</sup>	Logical Single Bit Upset (LSBU) – 65-nm	216 at 85 °C								
	Logical Single Bit Upset (LSBU) – 90-nm	368 at 85 °C								
	Logical Multi Bit Upset (LMBU) – 90-nm and 65-nm	0.01 at 85 °C								
SEL (FIT/Dev) – 90-nm and 65-nm		0.1 at 85 °C								
Clock generation and Lock Time	Phase-locked loop (PLL) – 65-nm <sup>7</sup>	Yes (PLL Lock time): 20 μs <sup>8</sup>								
	Delay locked loop (DLL) – 90-nm	Yes (DLL lock time): 1024 clock cycles for QDRII/DDRII and 2048 clock cycles for the QDRII+/DDRII+								
Echo Clocks (CQ, CQ#)		Yes								
PKG—90-nm and 65-nm		165 Ball FBGA								

65-nm	90-nm	65-nm and 90-nm
-------	-------	-----------------

<sup>5</sup> The capacitance values specified above for comparison are the values for 72M QDRII/DDRII/QDRII+/DDRII+ SRAMs. Refer to the respective product datasheets for capacitance for other density SRAMs in the link below:  
<http://www.cypress.com/?id=95>

<sup>6</sup> For more details see the Application Note, "AN54908, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

<sup>7</sup> The PLL lock time of 20 μs is a QDR consortium defined specification. Cypress 65-nm QDR family of devices are backward compatible with the 90-nm QDR family devices in that the PLL lock time meets 1024 clock cycle for QDRII or DDRII devices and 2048 clock cycles for the QDRII+ or DDRII+ devices

<sup>8</sup> Number of clock cycles = Frequency x 20 μs

## Advantages of 65-nm Technology Devices

### Faster Operating Frequencies

The 65-nm technology devices are capable of operating at higher operating frequencies of 550 MHz and total data rates up to 80 Gbps<sup>1</sup>. This results in the significant bandwidth improvement (~25 percent) over the 90-nm QDR family of devices that can operate upto a maximum frequency of 450 MHz. This improvement in operating frequency satisfies the higher bandwidth requirements in networking application.

### Lower Power Consumption



The 65-nm technology QDR devices have lower power consumption than the equivalent 90-nm technology QDR devices. The power saving is ~30 percent at worst case condition.

### Improved Data Valid Window

The data valid window for the outputs of 65-nm QDR devices is about 21 percent wider than the 90-nm QDR devices. This improvement is achieved using a low jitter clock generating phase-locked loop (PLL) as opposed to a delay locked loop (DLL) in the 90-nm technology device. The PLL filters the incoming jitter and corrects any duty cycle distortion for the inputs. The improved data valid window helps to achieve better timing margins for the 65-nm technology device.

Figure 1 compares the data valid window of a 90-nm QDRII+ and a 65-nm QDRII+ device at 500 MHz. As shown in the figure, there is a significant improvement (~21 percent) in the data window for the 65-nm QDRII+ devices.

Figure 1. Comparison of Data Valid Window (Taken from Lab)



### Improved Signal Integrity

The 65-nm technology QDRII+ or DDRII+ devices have on-die termination for inputs such as data inputs, byte write signals, and input clocks (K/Kb). This feature is not present in the 90-nm technology QDRII+ or DDRII+ devices. On-die termination improves signal integrity because it eliminates the need for external termination resistors thereby simplifies board routing, reduces the cost, board area and power consumed by external resistors. For more details on on-die termination, see the application note [AN42468](#), *On-Die Termination for QDRII+/DDRII+ SRAMs*.

### Lower Input and Output Capacitances

Compared with the 90-nm predecessors, the 65-nm QDR family of SRAMs has lower input and output capacitance by ~50 percent. This translates to lower return loss and therefore lower reflections or discontinuity at the inputs. A lower capacitance also results in lower AC power consumption at the input.

## Lower Power Consumption and Junction Temperature

### Power Dissipation ( $P_d$ )

Calculate the power dissipation based on the following equations:

$$P_d = \text{Core Power} + \text{I/O Switching Power}$$

$$P_d = V_{DD} I_{DD} + \alpha f C_L V_{DDQ}^2 N$$

Where:

$V_{DD}$  = Core voltage

$I_{DD}$  = Active current

$\alpha$  = Activity factor, or the ratio of frequency at which outputs toggle to clock frequency

$f$  = Operating frequency

$C_L$  = External load capacitance

$V_{DDQ}$  = I/O voltage

$N$  = Number of I/Os that are switching

Table 2 shows that 65-nm parts have better power ratings than 90-nm parts.

Table 2. Comparison of Power Dissipation between 65-nm and 90-nm QDR-II+ Devices

65-nm QDR-II+ SRAM (18 Mb) CY7C1165KV18-400BZC	90-nm QDR-II+ SRAM (18 Mb) CY7C1165V18-400BZC
$V_{DD} = 1.8 \text{ V}$	$V_{DD} = 1.8 \text{ V}$
$I_{DD} = 850 \text{ mA}$	$I_{DD} = 1080 \text{ mA}$
$\alpha = 1$	$\alpha = 1$
$f = 400 \text{ MHz}$	$f = 400 \text{ MHz}$
$C_L = 5 \text{ pF}$	$C_L = 5 \text{ pF}$
$V_{DDQ} = 1.5 \text{ V}$	$V_{DDQ} = 1.5 \text{ V}$
$N = 36$	$N = 36$
Therefore: $P_d = V_{DD} I_{DD} + \alpha f C_L V_{DDQ}^2 N$ $P_d = 1.8 \text{ V} \times 850 \text{ mA} + 1 \times 400 \text{ MHz} \times 5 \text{ pF} \times (1.5 \text{ V})^2 \times 36$	Therefore: $P_d = V_{DD} I_{DD} + \alpha f C_L V_{DDQ}^2 N$ $P_d = 1.8 \text{ V} \times 1080 \text{ mA} + 1 \times 400 \text{ MHz} \times 5 \text{ pF} \times (1.5 \text{ V})^2 \times 36$
<b>Total Power Dissipation = 1692 mW</b>	<b>Total Power Dissipation = 2106 mW</b>

### Junction Temperature ( $T_J$ )

Calculate the junction temperature based on the following equation:

$$T_J = P_d \theta_{JA} + T_A$$

Where:

$\theta_{JA}$  = Junction-to-ambient thermal resistance

$T_A$  = Ambient temperature

$P_d$  = Power dissipation

Table 3 shows that 65-nm parts have lower junction temperature ratings than 90-nm parts.

Table 3. Comparison of Junction Temperature (T<sub>J</sub>) between 65-nm and 90-nm QDR-II+ Devices

65-nm QDR-II+ SRAM (18 Mb) CY7C1165KV18-400BZC (165 BGA)	90-nm QDR-II+ SRAM (18 Mb) CY7C1165V18-400BZC (165 BGA)
$\theta_{JA} = 18.96 \text{ }^{\circ}\text{C/W}$	$\theta_{JA} = 17.2 \text{ }^{\circ}\text{C/W}$
$T_A = 60 \text{ }^{\circ}\text{C}$	$T_A = 60 \text{ }^{\circ}\text{C}$
$P_d = 1692 \text{ mW}$	$P_d = 2106 \text{ mW}$
Therefore: $T_J = P_d \theta_{JA} + T_A$ $T_J = (1692\text{m} \times 18.96) + 60$ <b>Junction Temperature = 92.08 °C</b>	Therefore: $T_J = P_d \theta_{JA} + T_A$ $T_J = (2106\text{m} \times 17.2) + 60$ <b>Junction Temperature = 96.22 °C</b>

## Summary

The 65-nm technology QDR family of devices provides the ability to achieve high performance and bandwidth with few changes to existing boards. Compared to the 90-nm technology, it has less power consumption, lower input and output capacitances, improved data valid window and better signal integrity with On-die termination devices.

## Document History

Document Title: AN58815 – Advantages of 65-nm Technology over 90-nm Technology QDR® Family of SRAMs

Document Number: 001-58815

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2847143	NJY	01/13/2010	New application note.
*A	2867379	SHEA	01/27/2010	Minor ECN to correct document number in the footer.
*B	3339199	NJY	08/10/2011	Added part numbers (CY7C16xxKV18, CY7C26xxKV18) to the Associated Part Family in page 1. Added AN42468 to the Associated Application Notes in page 1. Updated Overview: Updated Table 1: Added footnote 7 and referred the same note in "Phase-locked loop (PLL) – 65 nm". Updated Design Changes to Migrate from 90 nm to 65 nm Family: Updated Host Controller Changes: Updated description. Updated Pinout Changes: Updated description.
*C	3704481	PRIT	08/07/2012	Updated Overview: Updated Table 1: Updated almost entire table. Added footnote 1, 2, 3, 4, 5, 8 and referred them in respective places in the table. Removed "Design Changes to Migrate from 90-nm to 65-nm Family".
*D	3865941	PRIT	01/11/2013	No technical updates. Completing Sunset Review.
*E	4652688	PRIT	02/09/2015	Updated Advantages of 65-nm Technology Devices: Added Lower Power Consumption and Junction Temperature.
*F	5849999	HARA	08/16/2017	Updated logo and copyright.
*G	6042545	NILE	01/23/2018	Updated to new template. Completing Sunset Review.

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

### Cypress Developer Community

[Community](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

QDR is a registered trademark of Cypress Semiconductor Corporation.



© Cypress Semiconductor Corporation, 2010-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spanion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.