AN219528 describes how to use the PSoC 6 MCU power modes to optimize power consumption. Major topics include the low-power modes in PSoC 6 MCU devices, and power management techniques using PSoC 6 MCU features. Associated code examples demonstrate different low-power techniques.

Contents
1 Introduction .......................................................... 2
2 Power Modes ............................................................ 2
  2.1 Power Mode Transition ........................................... 2
  2.2 Core Sleep and Wakeup Instructions ...................... 4
  2.3 Subsystem Availability and Power Consumption ........ 5
  2.4 Example Case Scenarios ......................................... 5
  2.5 System Power Management (SysPm) Library ............ 5
3 PSoC 6 MCU Power Management Techniques ............. 8
  3.1 Core Voltage Selection ......................................... 8
  3.2 ULP Mode Clock .................................................. 9
  3.3 External PMIC Control ........................................... 9
4 Other Power Saving Techniques .................................. 10
  4.1 Use PSoC 6 MCU to Gate Current Paths ................. 10
  4.2 Disable Unused Blocks ......................................... 11
  4.3 Use DMA to Move Data ......................................... 11
  4.4 Periodic Wakeup Timers ....................................... 11
  4.5 Clocks ............................................................. 12
  4.6 GPIOs ............................................................ 13
5 Power Supply Protection System .............................. 14
  5.1 Hardware Control Power Supply Protections ......... 14
6 Summary ............................................................... 14
7 Related Documents .................................................. 14
Appendix A  Power Modes Summary ........................... 15
  A.1 Power Modes and Wakeup Source .................... 15
Appendix B  Subsystem Availability ............................. 16
  B.1 Resources Available in Different Power Modes .... 16
Appendix C  Callback Function Example ...................... 17
  C.1 Register Callback Functions ............................... 17
  C.2 Implement Custom Callback Functions .............. 17
Appendix D  Code Examples .......................................... 19
  D.1 CE219881 - PSoC 6 MCU Switching between Power Modes ............................................... 19
  D.2 CE218129 - PSoC 6 MCU Wakeup from Hibernate Using a Low-Power Comparator .......... 20
  D.3 CE218542 - PSoC 6 MCU Custom Tick Timer Using RTC Alarm Interrupt .................. 21
Worldwide Sales and Design Support ......................... 23
1 Introduction

PSoc 6 MCU gives the best power-saving benefit when low-power modes are implemented with other power-saving features and techniques, without sacrificing significant performance. This application note describes not only general power-saving methods but also the unique low-power modes in PSoC 6 MCU. It also discusses other low-power considerations.

This application note requires a basic knowledge of the PSoC architecture, and ability to develop a PSoC 6 MCU application using PSoC Creator™. If you are new to PSoC 6 MCU, see AN221774 - Getting Started with PSoC 6 MCU or AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity. If you are new to PSoC Creator, see PSoC Creator™ Integrated Design Environment (IDE).

2 Power Modes

2.1 Power Mode Transition

PSoc 6 MCU features seven power modes that are split into system modes that affect the whole device, and standard Arm® CPU modes that affect only one CPU. The system power modes are Low-Power (LP), Ultra-Low-Power (ULP), deep sleep, and hibernate. The Arm CPU power modes are active, sleep, and deep sleep, and are available in system LP and ULP power modes. Table 1 lists the power modes in which the devices operate.

Table 1. Power Mode Description

<table>
<thead>
<tr>
<th>Power Mode</th>
<th>Description</th>
</tr>
</thead>
</table>
| System LP         | • All resources are available with maximum power and speed  
|                   | • All CPU power modes supported.                                                                                                             |
| System ULP        | • All blocks are available, but core voltage lowered resulting in reduced high-frequency clock frequencies.  
|                   | • All CPU power modes supported.                                                                                                             |
| CPU active        | • Normal CPU code execution  
|                   | • Available in system LP and ULP power modes                                                                                                  |
| CPU sleep         | • CPU halts code execution  
|                   | • Available in system LP and ULP power modes                                                                                                  |
| CPU deep sleep    | • CPU halts code execution.  
|                   | • Requests system deep sleep entry  
|                   | • Available in system LP and ULP power modes                                                                                                  |
| System deep sleep | • Occurs when all CPUs are in CPU deep sleep  
|                   | • CPUs, most peripherals, and high-frequency clocks are OFF  
|                   | • Low frequency clock is ON  
|                   | • Low-power analog and some digital peripherals are available for operation and as wakeup sources  
|                   | • SRAM is retained                                                                                                                             |
| System hibernate  | • CPUs and clocks are OFF  
|                   | • GPIO output states are frozen  
|                   | • Low-power comparator, RTC alarm, and dedicated WAKEUP pins are available to wake up the system  
|                   | • Backup domain is available.                                                                                                                 |

Figure 1 shows power mode transitions are based on different events and actions, including interrupts, firmware actions, and reset events. In some cases, mode transitions are done through multiple modes.

For more detailed information, see PSoC 6 MCU Architecture Technical Reference Manual and Appendix A.
Figure 1. PSoC 6 MCU Device Power Mode Transition Diagram

LEGEND:

Power Mode  Action

- External reset event
- Firmware action
- Hibernate wakeup events
- Peripheral interrupts/
  Hardware events
2.2 Core Sleep and Wakeup Instructions

Arm Cortex® CPUs transition between sleep and wakeup independently. Figure 2 shows several scenarios of wakeup from sleep.

Wait-for-Interrupt (\_WFI) is the core sleep instruction. After a CPU executes \_WFI, the CPU goes to sleep and stays in sleep until any interrupt is asserted. Wait-for-Event (\_WFE) is similar to \_WFI, but it wakes up when the wakeup event is received instead of an interrupt. Set Event (\_SEV) is used for waking up other CPUs in sleep mode because of a \_WFE. Deep sleep uses the same instructions for sleep and wakeup, but the SLEEPDEEP bit[2] of the Arm System Control Register (SCR) is set before a sleep instruction. For more information on SCR, see Arm System Control Register User Guide.

Figure 2. Multi CPU Sleep and Wakeup Cases

CPU power modes are different from system power modes. Figure 2 shows that each CPU supports its own sleep modes, independent of the state of the other CPU. The device is in system deep sleep mode when both CPUs are in deep sleep. For more detailed information, see AN215656 – PSoC 6 MCU Dual-CPU System Design.
2.3 Subsystem Availability and Power Consumption

2.3.1 Subsystem Availability
Each subsystem resource works differently in system power modes. For example, the CPU can be in ON, OFF, and Retention modes. It is important to select proper peripherals for the power mode to work correctly. Table 5 lists the resources available in different power modes.

2.3.2 Approximating Power Consumption
The device datasheet provides power consumption data for a given condition. Because there are different combinations to achieve best power consumption, the actual power consumption of the application can be different from the datasheet.

2.4 Example Case Scenarios
Proper power mode selection reduces power consumption without performance degradation. Table 2 lists sample case scenarios of power modes. In some examples, only a few power modes are used effectively.

### Table 2. Sample Case Scenarios of Power Modes

<table>
<thead>
<tr>
<th>Power Modes</th>
<th>Wearable Device</th>
<th>Air Conditioner</th>
<th>Remote Controller</th>
<th>Thermometer</th>
</tr>
</thead>
<tbody>
<tr>
<td>System LP CPU active</td>
<td>GUI interaction by user</td>
<td>Motor run</td>
<td>–</td>
<td>Communicates over BLE</td>
</tr>
<tr>
<td>System ULP CPU active</td>
<td>Processes heartbeat</td>
<td>–</td>
<td>Sends command</td>
<td>Reads temperature Updates result on LCD</td>
</tr>
<tr>
<td>System ULP CPU sleep</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>System ULP CPU sleep</td>
<td>Analog block detects heartbeat</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>System deep sleep</td>
<td>Goes to deep sleep when the device does not detect heartbeat for 30 seconds (device is not in use)</td>
<td>Waits for command No motor run Wakeup by Infra-Red (IR) triggering</td>
<td>–</td>
<td>Wakes up every 1 second using watchdog timer (WDT)</td>
</tr>
<tr>
<td>System hibernate</td>
<td>Low battery – Does nothing Resets device when charger is plugged in</td>
<td>–</td>
<td>Waits for button press</td>
<td>–</td>
</tr>
</tbody>
</table>

2.5 System Power Management (SysPm) Library

2.5.1 Overview
The Cypress Peripheral Driver Library (PDL) is a complete software tool that includes APIs for configuring peripherals and system registers to implement the desired functionality. It reduces the need to understand register information.

Within the PDL, the SysPm API provides functions to change power modes as shown in Figure 1. The API can also register callback functions to execute a peripheral function before or after a power mode transition as shown in Figure 4.

2.5.2 Mode Transition Functions
Figure 1 shows firmware transitions for power modes. SysPm provides the default five transition functions for CPU sleep, CPU deep sleep, system hibernate, system LP, and system ULP.

The power mode changing functions provide four different callback operations to execute a necessary action for each peripheral:

- **CY_SYS_PM_CHECK_READY**: Checks the ready state to transition to other mode. Exits without transition, if it returns CY_SYSPM_FAIL.
- **CY_SYSPM_BEFORE_TRANSITION**: Callbacks execute and configure required actions before mode transition.
- **CY_SYSPM_AFTER_TRANSITION**: Callbacks execute after mode transition or configuration.
- **CY_SYS_CHECK_FAIL**: Callbacks execute only when CY_SYSPM_CHECK_READY fails. It executes the rollback action.
The SysPm driver provides three functions for callback: registration, un-registration, and execution. These functions not only help in power optimization, but also in preventing an abnormal peripheral state after mode transition. The PDL expects the user to register callbacks for each power mode, as shown in Figure 3. Most peripheral drivers have predefined callbacks associated with each power mode. You can choose to register the defined peripheral callback or can make a custom callback. The SysPm transition function executes the registered callbacks sequentially. The first registered function is executed first.

For more information on callback registration and implementation, see Appendix C, and D.1 CE219881 - PSoC 6 MCU Switching between Power Modes, which is the mode transition example for active, LPACTIVE, sleep, LPSLEEP, and deep sleep.

Figure 3. Power Mode Callback Registration and Un-registration

By calling the mode transition function, the device starts to transition with four callback operations. The CPU sleep, and CPU deep sleep modes use Arm sleep instructions. Code execution stops and waits for an interrupt during the CPU sleep power mode. Figure 4 shows the CPU waiting for a wakeup source by calling sleep instruction: \texttt{WFI()} or \texttt{__WFE()}. So, the actual mode transition to system deep sleep is done after the sleep instruction is executed. After wakeup, the device automatically transitions to CPU active.
In the system LP and system ULP modes, all system resources keep running. So, entering LP and ULP mode are done by configuring the power mode control register, and there is no delay or wait for interrupt. SysPm PDL provides the associated driver functions, as shown in Figure 5. For the best power efficiency, it is necessary to configure the core voltage regulator and the system clock. For more detailed information, see 3.1 Core Voltage Selection, 3.2 ULP Mode Clock and Peripheral Driver Library Document (PSOC Creator > Help > Documentation > Peripheral Driver Library).
3 PSoC 6 MCU Power Management Techniques

3.1 Core Voltage Selection

3.1.1 Linear Regulator and Buck Regulator

PSoC 6 MCU supports multiple on-chip regulators [low drop out (LDO) and single input multiple output (SIMO), or single input single output (SISO) buck for core power, as listed in Table 3. The LDO can provide up to 300 mA in high-current mode (normal) and 25 mA in low-current (LP) mode. The buck regulator can provide up to 20 mA for one output and 30 mA combined output. The SIMO buck regulator gives a better efficiency under normal load conditions. Once switched to SIMO, it is not possible to switch back to LDO without resetting the device.
Table 3. Different Options of Core Voltage Regulators for Low-Power Profile

<table>
<thead>
<tr>
<th></th>
<th>Output</th>
<th>Max Load</th>
<th>Max Clock Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.9 V</td>
<td>25/300 mA</td>
<td>50 MHz for Cortex-M4 (CM4)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>25 MHz for Cortex-M0+ (CM0+)</td>
</tr>
<tr>
<td></td>
<td>1.1 V</td>
<td>25/300 mA</td>
<td>Allow maximum supportable clock freq.</td>
</tr>
<tr>
<td>LDO</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.9 V</td>
<td>20 mA</td>
<td>50 MHz for CM4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>25 MHz for CM0+</td>
</tr>
<tr>
<td>Buck</td>
<td>1.1 V</td>
<td>20 mA</td>
<td>Allow maximum supportable clock freq.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
3.2 ULP Mode Clock

Transition to ULP mode can be done by configuring the power mode control register, instead of the Arm core configurations (_WFI, _WFE, and _SEV). There is a maximum clock speed limitation in ULP mode as described earlier, so the clock configuration should be adjusted based on the regulator output when entering or exiting ULP mode. PDL provides associated functions to configure the PWR_CTL register. For more information, see PSoC 6 MCU Registers Technical Reference Manual.

Figure 6 shows how to transition between LP and ULP using PDL functions with the registered callback function. Because of the clock limitation of ULP mode, either the frequency-locked loop (FLL) clock speed or HFClk should be adjusted before the mode transition, if HFClk is faster than the limit. Changing FLL impacts the blocks that use the FLL clock, so all active peripherals should register their own callbacks to handle the changing frequency. CE219881 – PSoC 6 MCU Switching between Power Modes provides an example of clock adjustment callback.

Figure 6. LP Mode Enter/Exit Transition

3.3 External PMIC Control

The PSoC 6 MCU backup power domain provides power management IC (PMIC) control functions. Figure 7 shows the external PMIC supplying system power (VDDD). PSoC 6 MCU can be shut down completely by the PMIC, but a backup supply to control PMIC keeps the backup domain alive.
4 Other Power Saving Techniques

4.1 Use PSoC 6 MCU to Gate Current Paths

Your PCB may contain other components that draw power; PSoC 6 MCU can be used to control the current through them. For example, GPIO can draw the current. Note that the maximum pin source and sink capabilities listed in the datasheet must not be exceeded.

A good example of this scenario is a Low-power comparator (LPComp) application, as shown in Figure 8. In this case, the PSoC device compares the voltage on an analog pin, which changes as the potentiometer resistance changes.

LPComp can be turned OFF when not in use, but external components will still consume power because the current path through the resistor and potentiometer remains. A simple solution with PSoC is to use a second pin as a switch to ground, as shown in Figure 9.

In this configuration, the current flow can be stopped by writing a ‘1’ to Pin_3 and allowing the pin to float. This removes the current consumption by reducing the voltage differential across the two resistors to 0 V. Writing a ‘0’ resumes the current flow. The resource use of this power-saving feature is only one pin and a few lines of code.
4.2 Disable Unused Blocks
You can save unnecessary current consumption by disabling unused blocks.

4.3 Use DMA to Move Data
You can save power any time you offload a task from the CPU and either halt the CPU or let it do something else in parallel. The DMA engine that can be used in system LP or ULP modes to transfer data with no CPU use.

4.4 Periodic Wakeup Timers
The periodic wakeup from CPU sleep mode is a traditional way to save power consumption. The average power consumption is determined by CPU active period power consumption and CPU sleep period power consumption. To achieve the best result, the sleep period should be as long as possible and the active period should be as short as possible. WDT and multi-counter WDT (MCWDT) can be good periodic wakeup sources in system deep sleep mode. The WDT can also run in system hibernate Mode. If your application needs a longer wakeup period, an RTC alarm can be a good periodic wakeup source. See D.3 CE218542 - PSoC 6 MCU Custom Tick Timer Using RTC Alarm Interrupt for a code example on RTC periodic timer.

The following scenarios show how to change the mode states:

- Active and hibernate

- Active and deep sleep

- Active and Power OFF with an external PMIC
4.5 **Clocks**

In some cases, running the clocks faster can result in a lower average current consumption. For example, consider a PSoC design that takes a reading from a sensor once every second, performs several calculations, and then transmits the results to another device.

You can use CPU sleep or system deep sleep mode to reduce the power when the PSoC device is idle, but the average current consumption is higher because of the time spent in CPU active mode. Figure 10 is a representation of the current consumption of this example with the system clocks set at 3 MHz.

![Figure 10. Example Current Profile with 3-MHz Clocks](image)

Depending on the tasks or calculations that are being performed when the PSoC device is awake, it may be possible to complete them sooner by running the system clocks faster. This can reduce the average current consumption because the PSoC device is in CPU active mode for less time. Figure 11 is a representation of CPU active mode timing, broken up into tasks.

![Figure 11. Analysis of Tasks in CPU active Mode at 3 MHz](image)

The time required for some tasks does not change even if the system clock frequency increases. Sensor reading and data transmitting fall into this category. Other tasks, however, require less time if the CPU operates at a faster frequency.

At some point, the benefit of a shorter active time is overcome by the energy required to drive the clocks at a higher rate. Assume that the optimal speed is 12 MHz, as Figure 12 shows. With a 12-MHz clock, the time spent in Active mode is about half the time spent with a 3-MHz clock. Figure 13 shows that the peak current consumption is greater when the clocks are faster, but the overall average is lower.
Figure 12. Analysis of Tasks in Active Mode at 12 MHz

A – Wake from sleep.
B – Read sensor data.
C – Manipulate data.
D – Transmit result.
E – Go back to sleep.

Figure 13. Example Current Profile with 12-MHz Clocks

4.6 GPIOs

GPIOs can continue to drive external circuitry when the PSoC device is in all low-power modes. This is helpful when you need to hold external logic at a fixed level, but it can lead to wasted power if the pins needlessly source or sink current.

You should analyze your design and determine the best state for your GPIOs during low-power operation. If holding a digital output pin at logic 1 or 0 is best, match the same digital level using Cy_GPIO_Write().

/* Set MyPin to '0' for low power. */
Cy_GPIO_Write(MYPIN_0_PORT, MYPIN_0_NUM, 0u);

Configure all unused GPIOs to Analog HI-Z unless there is a specific reason to use a different drive mode. A Pins Component’s port-wide drive mode may be set using the Cy_GPIO_SetDrivemode() function.

/* Set MyPin to Alg HI-Z for low power. */
Cy_GPIO_SetDrivemode(MYPIN_0_PORT, MYPIN_0_NUM, CY_GPIO_DM_HIGHZ);
The flexibility of PSoC makes it easy to manage GPIO drive modes to prevent unwanted current leakage. In system hibernate mode, the GPIO drive modes and data registers are automatically "frozen." They should be reconfigured to a known state before being "unfrozen" after a wakeup reset to allow their states to change by calling `Cy_SysPm_IoUnfreeze()`. See Section D.2 CE218129 - PSoC 6 MCU Wakeup from Hibernate Using a Low-Power Comparator for a code example on hibernate and I/O control.

5 Power Supply Protection System

5.1 Hardware Control Power Supply Protections

5.1.1 Brownout Detect (BOD)
Brownout detect (BOD) can reset system before the logic crashes against the loss of V_{DD} and V_{CCD} power. The brownout system guarantees a reset before V_{DD} reaches the minimum system operating voltage, which works for all logic, SRAM, flash, and so on. It is controlled by hardware, and there is no configurable register.

5.1.2 Low-Voltage Detect (LVD)
Low-voltage detect (LVD) is similar to BOD but it is configurable. LVD generates an interrupt when V_{DD} falls under a configured trip voltage. This interrupt helps to handle important data before triggering BOD reset. LVD provides 15 selectable trip voltages. LVD is not available in deep sleep and hibernate modes.

5.1.3 Overvoltage Detect (OVD)
Overvoltage detect (OVD) is the reverse of BOD. These circuits generate a reset when unsafe over-voltage supply conditions on V_{DD} and V_{CCD} are detected. No firmware control is required. OVD helps to protect the system from high voltage damage.

6 Summary

Many power managing options can be used in PSoC 6 MCU. By following proper methods, you can optimize your design and ensure that new power modes and features of PSoC 6 MCU give the best options for the lowest power consumption without degrading the performance of battery powered devices.

7 Related Documents

- AN215656 – PSoC 6 MCU Dual-CPU System Design
- CE219881 – PSoC 6 MCU Switching between Power Modes
- CE218542 – PSoC 6 MCU Custom Tick Timer Using RTC Alarm Interrupt
- CE218129 – PSoC 6 MCU Wakeup from Hibernate Using a Low-Power Comparator

About the Author

Name: Brian Lee
Title: Application Engineer Principal
Background: Brian Lee has a BSEE from Yeungnam University, South Korea. He has many years' experience developing cellular phone and MCU based embedded system.
## Appendix A. Power Modes Summary

### A.1 Power Modes and Wakeup Source

Table 4. Power Modes and Wakeup Source

<table>
<thead>
<tr>
<th>System Power Mode</th>
<th>MCU Power Mode</th>
<th>Description</th>
<th>Entry Conditions</th>
<th>Wakeup Sources</th>
<th>Wakeup Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP</td>
<td>Active</td>
<td>Primary mode of operation. 1.1-V core voltage. All peripherals are available (programmable). Clocks at their maximum frequencies.</td>
<td>Reset from external reset, brownout, power on reset system and hibernate mode. Manual register write from system ULP mode. Wakeup from CPU sleep or CPU deep sleep while in system LP mode. Wakeup from system deep sleep after entered from LP mode.</td>
<td>Not applicable</td>
<td>N/A</td>
</tr>
<tr>
<td>Sleep</td>
<td></td>
<td>1.1-V core voltage. One or more CPUs in sleep mode (execution halted). All peripherals are available (programmable). Clocks at their maximum frequencies.</td>
<td>In system LP mode, CPU executes WFI/WFE instruction with deep sleep disabled</td>
<td>Any interrupt to CPU</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Deep sleep</td>
<td></td>
<td>1.1-V core voltage. One CPU in deep sleep mode (execution halted). Other CPU in active or sleep mode. All peripherals are available (programmable). Clocks at their maximum frequencies.</td>
<td>In system LP mode, CPU executes WFI/WFE instruction with deep sleep enabled</td>
<td>Any interrupt to CPU</td>
<td>Interrupt</td>
</tr>
<tr>
<td>ULP</td>
<td>Active</td>
<td>0.9-V core voltage. All peripherals are available (programmable). Clock frequencies are limited.</td>
<td>Manual register write from system LP mode. Wakeup from CPU sleep or CPU deep sleep while in system ULP mode. Wakeup from system deep sleep after entered from ULP mode.</td>
<td>Not applicable</td>
<td>N/A</td>
</tr>
<tr>
<td>Sleep</td>
<td></td>
<td>0.9-V core voltage. One or more CPUs in sleep mode (execution halted). All peripherals are available (programmable). Clock frequencies are limited.</td>
<td>In system ULP mode, CPU executes WFI/WFE instruction with deep sleep disabled</td>
<td>Any interrupt to CPU</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Deep sleep</td>
<td></td>
<td>0.9-V core voltage. One CPU in deep sleep mode (execution halted). Other CPU in active or sleep mode. All peripherals are available (programmable). Clock frequencies are limited.</td>
<td>In system ULP mode, CPU executes WFI/WFE instruction with deep sleep enabled</td>
<td>Any interrupt to CPU</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Deep sleep</td>
<td></td>
<td>All high-frequency clocks and peripherals are turned off. Low-frequency clock (32 kHz) and low-power analog and digital peripherals are available for operation and as wakeup sources. SRAM is retained (programmable).</td>
<td>Both CPUs simultaneously in CPU deep sleep mode</td>
<td>GPIO interrupt, low-power comparator, SCB, CTBm, watchdog timer, and RTC alarms</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Hibernate</td>
<td>N/A</td>
<td>GPIO states are frozen. All peripherals and clocks in the device are completely turned OFF except low-power comparator and backup domain. Wakeup is possible through WAKEUP pins, XRES, low-power comparator (programmable), and RTC alarms (programmable). Device resets on wakeup.</td>
<td>Manual register write from LP or ULP modes</td>
<td>WAKEUP pin, low-power comparator, watchdog timer(^a), and RTC(^b) alarms</td>
<td>Reset</td>
</tr>
</tbody>
</table>

---

a. RTC (along with WCO) is a part of the backup domain and is available irrespective of the device power mode. RTC alarms are capable of waking up the device from any power mode.

b. Watchdog timer is capable of generating a hibernate wakeup.
### Appendix B. Subsystem Availability

#### B.1 Resources Available in Different Power Modes

Table 5 shows information for the resource availability in different power modes.

Table 5. Resources Available in Different Power Modes

<table>
<thead>
<tr>
<th>Component</th>
<th>System Power Modes</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LP</td>
<td>ULP</td>
<td>Deep Sleep</td>
<td>Hibernate</td>
<td>XRES</td>
<td>Power Off with Backup</td>
</tr>
<tr>
<td></td>
<td>CPU Active</td>
<td>CPU Sleep/Deep Sleep</td>
<td>CPU Active</td>
<td>CPU Sleep/Deep Sleep</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Core functions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU</td>
<td>On</td>
<td>Sleep</td>
<td>On</td>
<td>Sleep</td>
<td>Retention</td>
<td>Off</td>
</tr>
<tr>
<td>SRAM</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Retention</td>
<td>Off</td>
</tr>
<tr>
<td>Flash</td>
<td>Read/Write</td>
<td>Read/Write</td>
<td>Read only</td>
<td>Read only</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>High-Speed Clock (IMO, ECO, PLL, FLL)</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>LVD</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>ILO</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>Peripherals</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMIF</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Retention</td>
<td>Off</td>
</tr>
<tr>
<td>UDB</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>SAR ADC</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>CTBm</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On (lower GBW)(^1)</td>
<td>Off</td>
</tr>
<tr>
<td>LPCMP</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On(^2)</td>
<td>On(^2)</td>
</tr>
<tr>
<td>TCPWM</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>CSD</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Retention</td>
<td>Off</td>
</tr>
<tr>
<td>BLE</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Retention</td>
<td>Off</td>
</tr>
<tr>
<td>LCD</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>SCB</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Retention (I(^2)C/SPI wakeup available)(^3)</td>
<td>Off</td>
</tr>
<tr>
<td>GPIO</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Freeze</td>
</tr>
<tr>
<td>Watchdog timer</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
</tr>
<tr>
<td>Multi-Counter WDT</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>Resets</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XRES</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
</tr>
<tr>
<td>POR</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
</tr>
<tr>
<td>BOD</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>Watchdog reset</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On(^4)</td>
</tr>
<tr>
<td>Backup domain</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WCO, RTC, alarms</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
<td>On</td>
</tr>
</tbody>
</table>

1. Low-power comparator and CTBm may be optionally enabled in system deep sleep mode to generate wakeup.
2. Low-power comparator may be optionally enabled in hibernate mode to generate wakeup.
3. Only one SCB with deep sleep support is available in the deep sleep power mode; other SCBs are not available in the deep sleep power mode.
4. Watchdog interrupt can generate a hibernate wakeup. See the “Watchdog Timer” chapter of the TRM for details.
Appendix C. Callback Function Example

C.1 Register Callback Functions

```c
#include "cy_stc_syspm.h"

cy_stc_syspm_callback_params_t myParams;
cy_stc_syspm_callback_t myAppSleep =
{
    &Application_Callback, /* Callback function */
    CY_SYSPM_SLEEP, /* Select Power Mode */
    (CY_SYSPM_SKIP_CHECK_READY | CY_SYSPM_SKIP_CHECK_FAIL), /* Skip CHECK READY and CHECK FAIL */
    &myParams, /* Operation, contexts */
    NULL, /* Previous list callback */
    NULL /* Next list callback */
};

cy_stc_syspm_callback_t myAppHibernate =
{
    &Application_Callback, /* Callback function */
    CY_SYSPM_HIBERNATE, /* Select Power Mode */
    0U, /* Skip mode, no skip */
    &myParams, /* Operation, contexts */
    NULL, /* Previous list callback */
    NULL /* Next list callback */
};

// Register Callback functions for each power mode */
Cy_SysPm_RegisterCallback(&myAppSleep);
Cy_SysPm_RegisterCallback(&myAppHibernate);
```

C.2 Implement Custom Callback Functions

```c
#include "cy_stc_syspm.h"

cy_en_syspm_status_t Application_Callback(cy_stc_syspm_callback_params_t *callbackParams)
{
    cy_en_syspm_status_t retVal = CY_SYSPM_SUCCESS;

    switch (callbackParams->mode)
    {
    case CY_SYSPM_CHECK_READY:
    {
        if (Check_HW())
        {
            /* Hardware is ready */
        }
        else
        {
            retVal = CY_SYSPM_FAIL;
        }
    } break;

    case CY_SYSPM_CHECK_FAIL:
    {
        /* Rollback any configuration during CHECK READY */
        Rollback_HW();
        retVal = CY_SYSPM_SUCCESS;
    } break;
```
case CY_SYSPM_BEFORE_TRANSITION:
{
/* configure HW for new mode before transition */
ConfigureHW_BeforeMode();
retVal = CY_SYSPM_SUCCESS;
}
break;

case CY_SYSPM_AFTER_TRANSITION:
{
/* configure HW after mode transition */
ConfigureHW_AfterMode();
retVal = CY_SYSPM_SUCCESS;
}
break;

default:
{
break;
}

return (retVal);
Appendix D. Code Examples

The following code example is included with this application note to demonstrate PSoC 6 MCU power modes and power reduction techniques.

D.1 CE219881 - PSoC 6 MCU Switching between Power Modes

This code example shows how to enter and exit system LP and ULP power modes, and transition the CPU from CPU active to sleep or deep sleep. Once in either mode, the example also shows how to wake up and return to one of the system LP/ULP and CPU active modes.

The project uses a button switch to transition among power modes and shows different LED colors to indicate the current power mode. Figure 14 shows the state machine implemented in the firmware to execute the transitions. For more information, see CE219881 - PSoC 6 MCU Switching between Power Modes.

Figure 14. Power Mode State Machine

Quick Press: < 0.5 seconds
Short Press: ~ 1 second
Long Press: > 2 seconds

Switch: Quick Press
Switch: Any Press
Switch: Long Press
D.2 CE218129 - PSoC 6 MCU Wakeup from Hibernate Using a Low-Power Comparator

This code example demonstrates how to set the Component options for the LPComp internal reference voltage and how to set the external input from a GPIO using the LPComp driver. The project is a good example of system hibernate power mode transition. It teaches you how to handle the GPIOs before and after system hibernate, and it shows how to register the wakeup source for hibernate. Figure 15 shows the basic flow of the project. For more information, see CE218129 - PSoC 6 MCU Wakeup from Hibernate Using a Low-Power Comparator.

Figure 15. Wakeup from system hibernate Mode Using LPComp Input
D.3  CE218542 - PSoC 6 MCU Custom Tick Timer Using RTC Alarm Interrupt

This code example demonstrates how to configure the RTC registers for a periodic alarm interrupt using the PDL RTC driver API. The project uses system LP and deep sleep modes to save power consumption. A GPIO output is included to toggle the LED to show the period of the interrupt. For more information, see CE218542 - PSoC 6 MCU Custom Tick Timer Using RTC Alarm Interrupt.

Figure 16. RTC Periodic Wakeup Timer using Alarm Interrupt

- Initialize RTC time
- Init success? (Yes/No)
- Initialize RTC alarm
- Init success? (Yes/No)
- Enable RTC interrupt
- Custom Tick Interrupt expired? (Yes/No)
- Clear alarm_flag
- Toggle LED
- Custom processing
- Set next interrupt(alarm)
- Deep sleep (wait for interrupt)
- Assert! System halts
- RTC Alarm2 Interrupt
- Clear pending interrupt
- Set alarm_flag
Document History

Document Title: AN219528 - PSoC 6 MCU Low-Power Modes and Power Reduction Techniques
Document Number: 002-19528

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>5862341</td>
<td>BOO</td>
<td>09/12/2017</td>
<td>New application note.</td>
</tr>
<tr>
<td>*A</td>
<td>6166204</td>
<td>GJV</td>
<td>05/05/2018</td>
<td>Updated power mode names to match TRM names; CPU active, CPU, sleep, CPU deep sleep, system LP, system ULP, system deep sleep, system hibernate.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

<table>
<thead>
<tr>
<th>Arm® Cortex® Microcontrollers</th>
<th>Cypress.com/arm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automotive</td>
<td>Cypress.com/automotive</td>
</tr>
<tr>
<td>Clocks &amp; Buffers</td>
<td>Cypress.com/clocks</td>
</tr>
<tr>
<td>Interface</td>
<td>Cypress.com/interface</td>
</tr>
<tr>
<td>Internet of Things</td>
<td>Cypress.com/iot</td>
</tr>
<tr>
<td>Memory</td>
<td>Cypress.com/memory</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Cypress.com/mcu</td>
</tr>
<tr>
<td>PSoC</td>
<td>Cypress.com/psoc</td>
</tr>
<tr>
<td>Power Management ICs</td>
<td>Cypress.com/pmic</td>
</tr>
<tr>
<td>Touch Sensing</td>
<td>Cypress.com/touch</td>
</tr>
<tr>
<td>USB Controllers</td>
<td>Cypress.com/usb</td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td>Cypress.com/wireless</td>
</tr>
</tbody>
</table>

PSoc® Solutions

| PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU |

Cypress Developer Community

| Community | Projects | Videos | Blogs | Training | Components |

Technical Support

Cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2017-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage (“Unintended Uses”). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.