

This Customer Design Review Supplement is provided to prevent problems that may arise in the system development of MB91220 series. A complete system may not always be configured even if the following items are completely satisfied, but confirm at least the following items. We will recommend this Customer Design Review Supplement used to be filed as a review results.

Item	Check	Reason for checking	Result	Remark	Update
CPU	External reset	Does the reset input width satisfy the standards of Fujitsu?	Yes / No		2008/3/25
CPU	External reset IC	When external reset IC is used, are the low-voltage detection values within the operation guarantee range of the microcontroller? Do you take into account the voltage drop till generation after detection?	Yes / No	Check the operation guarantee range in the data sheet.	2008/3/25
CPU	Interrupt	Are interrupt vectors processed for undefined instruction exception interrupts ?	Yes / No	When an undefined instruction is executed, a undefined instruction exception interrupt is caused. If a special type of processing is required, jump to the processing. If no special processing is required, it is recommended to jump to the reset vector.	2008/3/25
CPU	Interrupt	Are unused interrupt vectors processed?	Yes / No	If a special type of processing is required, jump to the processing. If no special processing is required, it is recommended to jump to the reset vector.	2008/3/25
CPU	Bit operation instruction	In some resource registers, the use of the Read Modify Write instruction is prohibited. Do you use the Read Modify Write instruction in such registers?	Yes / No		2008/3/25
CPU	Main clock oscillation stabilization wait	Do you obtain the matching data of system and oscillator and know the required oscillation stabilization wait time?	Yes / No	Ask the vendor of the oscillator used for oscillation evaluation.	2008/3/25
CPU	Subclock oscillation stabilization wait	Do you perform a transition from the main mode to the subclock mode while subclock oscillation is still not stable?	Yes / No	Applicable only when the subclock is used.	2008/3/25
CPU	Clock	Do you switch to another mode during switching between internal clock operation modes (PLL, main,Sub)?	Yes / No	See the relevant description in the manual. *Single clock product doesn't be supported Sub mode.	2008/3/25
CPU	Clock	Is the oscillation stabilization wait time set when a transition occurs from the PLL mode directly to low power consumption mode such as the stop mode, not via the main mode?	Yes / No		2008/3/25
CPU	Clock	Are timebase timer interrupts prohibited during state transition from the main mode to the PLL mode or from the main mode to the submode?	Yes / No	The timebase timer is used to count the oscillation stabilization wait time and the PLL clock stabilization wait time. Therefore, the counter is automatically cleared when one of the following state transitions occurs: - Transition from main clock mode to PLL clock mode - Transition to subclock mode - Transition to stop mode Timebase timer interrupts must be prohibited during state transition from the main mode to the PLL mode or from the main mode to the submode. Otherwise, an unexpected timebase timer interrupt may occur.	2008/3/25

This Customer Design Review Supplement is provided to prevent problems that may arise in the system development of MB91220 series. A complete system may not always be configured even if the following items are completely satisfied, but confirm at least the following items. We will recommend this Customer Design Review Supplement used to be filed as a review results.

Item	Check	Reason for checking	Result	Remark	Update
CPU	Transition to standby mode	Do you know precautions on the transition to standby mode?	Yes / No		2008/3/25
Peripheral function	I/O port	Is processing such as rewriting to important port I/O enabled for the purpose of fail safe in the system?	Yes / No		2008/3/25
Peripheral function	I/O port	When the CMOS I/O port is used for output, is the PDRx register set first and then the DDRx register? (FR30 series) When the CMOS I/O port is used for output, are the PDRx, DDRx, and PFRx registers set sequentially in this order? (FR60 series)	Yes / No		2008/3/25
Peripheral function	ADC	Is analog input impedance below that specified in the data sheet? If the analog input impedance is higher, the sample hold time needs to be set longer or a capacitor needs to be attached externally.	Yes / No	Applicable only when an A/D converter is used.	2008/3/25
Peripheral function	ADC	Is sufficient analog sample hold time secured?	Yes / No	Applicable only when the recommended analog input impedance in the data sheet or higher is used.	2008/3/25
Peripheral function	ADC	Do you finish A/D conversion and start A/D simultaneously?	Yes / No	Applicable only when A/D is started while A/D is in progress.	2008/3/25
Peripheral function	ADC	When A/D is used, is the analog input enable register set in the analog input mode?	Yes / No	Applicable only when the A/D converter is used.	2008/3/25
Peripheral function	ADC	Are the (AVR or AVRH) and AVCC voltage levels sufficiently stable?	Yes / No	Applicable only when the A/D converter is used.	2008/3/25
Peripheral function	Flash	Do you know that flash memory cannot be read during writing to memory or deletion of memory data (chip deletion, sector deletion)?	Yes / No	Applicable only when user writes data in flash memory.	2008/3/25
Peripheral function	Flash	When flash memory user writing is supported, is flash writing controlled by using the hardware sequence flag?	Yes / No	Applicable only when user writes data in flash memory.	2008/3/25

This Customer Design Review Supplement is provided to prevent problems that may arise in the system development of MB91220 series. A complete system may not always be configured even if the following items are completely satisfied, but confirm at least the following items. We will recommend this Customer Design Review Supplement used to be filed as a review results.

Item		Check	Reason for checking	Result	Remark	Update
Peripheral function	Watchdog timer	Is the watchdog timer cleared by a timer interrupt?	If watchdog reset intervals are not sufficiently specified, it is difficult to detect whether the program runs according to normal procedures.	Yes / No		2008/3/25
General	General	In linker layout/linkage, is the memory range set according to the ROM and RAM amounts of the Flash and Mask products?	The internal memory amount of the EVA chip for evaluation differs from those of the Flash and Mask products. For this reason, even if normal operation can be confirmed with the tool, operation may be disabled on the actual products.	Yes / No		2008/3/25
General	General	Is the maximum usage of the stack checked?	Incorrect estimation of stack usage may result in damage to RAM.	Yes / No	The maximum usage of the stack should be checked using the Softune C analyzer. (Because the C analyzer cannot check dynamic stacks, it is necessary to check the maximum usage in consideration of the occurrence of concurrent multiple interrupts.)	2008/3/25
General	General	Do you issue a Read Modify Write instruction in a register that includes a write-only bit?	If a Read Modify Write instruction (such as BANDL) is used in a register that includes a write-only bit, an undefined value is read from the write-only bit and a problem may result. (This problem does not occur with the registers for which, the manual describes, the use of Read Modify Write instructions causes no problem.)	Yes / No	For development with a C source, check whether a header file is used to set a RMW instruction in bit units in a register that includes a write-only bit. The Read Modify Write (RMW) instructions mean those for which * is marked for RMW in the instruction list	2008/3/25
General	General	Do the voltage range used, temperature range used, and operating frequency used satisfy the Fujitsu-specified standards? If not, do you consider or have any agreement for special guarantee?	Product guarantee is not available when the product is used out of the guarantee range.	Yes / No	Check the operation guarantee range in the data sheet.	2008/3/25
Noise counter-measures and others	Mode pin	Is the same level secured for MOD pin processing even during instruction execution?	There is fear that the MOD pin level is read incorrectly. (When the MOD pin is processed by a high impedance resistor, the MOD pin level may not be secured due to noise.)	Yes / No	If external noise is likely to intrude into the MOD pin, countermeasures against static electricity such as connecting a capacitor to the mode pin should be taken.	2008/3/25
Noise counter-measures and others	Mode pin	Is the MOD pin processing interconnect moderately short (not too long) and free from large current signals in the neighborhood?	There is fear that the MOD pin level may be read incorrectly due to power fluctuation or noise.	Yes / No		2008/3/25
Noise counter-measures and others	Oscillation	When a crystal oscillator is used, is an adequate dumping resistor inserted?	When a crystal oscillator is used, a dumping resistor is required for suppressing oscillation current.	Yes / No	Ask the vendor of the oscillator used for oscillation evaluation.	2008/3/25
Noise counter-measures and others	Oscillation	Do you collect oscillation matching data with mass-produced products?	Oscillation characteristics may differ between flash and mask products. It is recommended to collect oscillation matching data with mass-produced products.	Yes / No	Ask the vendor of the oscillator used for oscillation evaluation.	2008/3/25
Noise counter-measures and others	Oscillation	Are unnecessary radiant noise and oscillation amplitude recognized to determine the dumping resistance of the oscillating circuit?	Oscillation may not normally be performed, or unnecessary radiant noise may increase due to oscillation overshoot or undershoot.	Yes / No	If a problem of unnecessary radiant noise occurs, it is needed to study inserting a dumping resistor as measures against unnecessary radiant noise while confirming oscillation waveforms.	2008/3/25
Noise counter-measures and others	Oscillation	Is the oscillator placed as close to the chip as possible?	The CPU may cause a runaway due to external noise.	Yes / No	Be sure to place the oscillator near chips.	2008/3/25
Noise counter-measures and others	Vcc,GND	Is it designed to make Vcc and GND as resistant to noise as possible?	There is fear of unnecessary-radiant noise problems and the CPU running into out of control due to external noise.	Yes / No	Consider preventing unnecessary radiant noise and external noise in advance, and secure the power and GND areas as wide as possible. (Placing GND under chips can enhance GND.)	2008/3/25
Noise counter-measures and others	ESD, latch-up, noise	Are ESD, latch-up, and noise evaluations performed with mass-produced products?	Because ESD, latch-up, and noise performance differ between flash and mask products, it is recommended to evaluate such performance with mass-produced products.	Yes / No	For performance data with mask and flash products, Fujitsu is ready to submit internal measurement results as performance examples upon request.	2008/3/25

This Customer Design Review Supplement is provided to prevent problems that may arise in the system development of MB91220 series. A complete system may not always be configured even if the following items are completely satisfied, but confirm at least the following items. We will recommend this Customer Design Review Supplement used to be filed as a review results.

Item		Check	Reason for checking	Result	Remark	Update
Noise countermeasures and others	Capacitor	Is a most appropriate capacitor connected near the product for countermeasures against noise?	The capacitor placed for measures against noise may be impaired by reactance components of lead lines. (Countermeasures with noise components taken into account are needed.)	Yes / No		2008/3/25
Noise countermeasures and others	Pin C	Is the capacity of the smoothing capacitor connected to Vcc greater than that of the smoothing capacitor connected to C pin?	The internal regulator may be unstable if the capacity of the smoothing capacitor connected to Vcc pin is smaller.	Yes / No		2008/3/25
Noise countermeasures and others	Unused-pin processing	Is an unused pin pulled up or down with a 2kΩ or higher resistor? Or, is port output processing performed in the initial routine while the pin is left open?	If an unused pin is processed without intervention of a resistor, a problem such as latch up may occur if the port level output is opposite to the processing level due to CPU runaway.	Yes / No		2008/3/25
Noise countermeasures and others	Special guarantee	You may have a contract of special guarantee. If so, did you return the paper with "confirmation stamp (problem: yes/no)" clearly stated to your salesperson?	If you have a contract of special guarantee, a test change may be needed. Be sure to return the paper before the ROM release.	Yes / No	Because it may take a few months to respond to a test change, it may be too late to respond if you return the paper immediately before the ROM release.	2008/3/25
CAN related item	Reception error and bus-off	Do you know there is no possibility of a bus-off by the reception error?	In the software development, a countermeasure against a bus-off due to a reception error is invalid.	Yes / No		2011/1/20
CAN related item	High-speed CAN and oscillator accuracy	For a high-speed CAN data communication, is the highly accurate oscillator used?	As the allowable error of the oscillator depends on the baud rate of CAN, the large error of the oscillator may prevent the normal communication.	Yes / No		2011/1/20
CAN related item	CAN baud rate	Do you make the settings that consider the condition of each segment to decide the CAN baud rate?	There is a possibility that the CAN transmission and reception are not executed normally.	Yes / No	Confirm whether the requirement of TSEG1 ² TQ, TSEG1 ¹ RSJW, TSEG2 ³ 2TQ, and TSEG2 ³ RSJW in the manual is met.	2011/1/20
CAN related item	IDR	Is the message buffer (BVAL) enabled without setting ID in ID?	An initial value of IDR that sets ID is indefinite. Therefore, there is a possibility of receiving the indefinite data of ID when the target message buffer is enabled though the value is not set.	Yes / No		2011/1/20
CAN related item	Regarding with DIR	Mdir bit should not be masked.	In hardware manual, it said Mdir bit should not be masked.	Yes / No	Please refer to hardware manual.	2011/1/20
CAN related item	The transmission of C_CAN	Is not the transmission of the setting of the low rank message buffer as the transmission buffer, and the low rank message buffer canceled?	At you use the message buffer of the low rank priority level as a transmission, when TXRQST is set to "0", if TXRQST is set to "1" again, the transmission might be delayed. The message might not be transmitted immediately after TXRQST is set to "1" according to timing that TXRQST is set to "0". After either of following event, the message is transmitted. - An effective message on the CAN bus flows. - The transmission request is issued to other message buffers. - The CAN bus is initialized by the INIT bit.	Yes / No	Please refer to hardware manual.	2011/1/20
CAN related item	The transmission of C_CAN	At Disable Automatic Retransmission mode(DAR bit=1), are not two or more (3 or more) messages transmitted at the same time?	Only two messages are sent, if the host requests transmission of several messages at the same time, when the Disable Automatic Retransmission mode; DAR bit is set to "1" in CAN. While the TxRqst bit of any other message buffer requested for transmission is reset, the transmission does not start. NewDat and IntPnd remain unchanged.	Yes / No	Please refer to hardware manual.	2011/1/20
CAN related item	The INIT bit of C_CAN	Is the INIT bit of the CAN control register set while transmitting the CAN data frame?	When the INIT bit of the CAN control register is set while transmitting the last bit in control field of the CAN data frame, after clearing the INIT bit, as for the data field of the frame transmitted first, the 1 bit is shifted left.	Yes / No		2011/1/20
Peripheral	LIN-USART	When the mark Level of the serial clock is set to "L", is LIN-USART used for software reset (SMR: UPCL=1) in the master mode of the synchronous mode (operation mode 2)?	High pulse of one peripheral clock is output from serial clock output (SCK). Therefore, there is a possibility to recognize that the serial clock was supplied the slave device connected with external.	Yes / No		2011/1/20