1 Overview

Flash program and erase performance characteristics are often misunderstood. Unlike other memory devices that provide a single access time for both reading and writing, flash memory is read much faster than it is programmed. In addition, because programming times vary greatly, publishing single write times for flash devices is very misleading to both system and board designers.

2 Typical and Maximum Values Calculations

Typical and maximum program/erase values in Spansion data sheets are derived from testing many individual devices and tightly controlling the manufacturing process.

Calculating typical values is fairly straightforward. A large number of devices with a checkerboard bit pattern are programmed, then erased. The program and erase process is repeated up to one million times at a constant temperature of 25°C. The timing results from every program and erase operation for all devices is then used to calculate the mean program/erase time. This is the process by which the typical value (the 50% point in Figure 1) is calculated.

Maximum values are derived from understanding memory structures in the device, extensive testing, and studying the Gaussian-like distribution of program/erase times. Unlike typical values, maximum values show how the device functions in the absolute worst conditions; the temperature is set to at least 90°C (194°F), VCC is lowered to the minimum operating voltage, and the parts are programmed/erased for the maximum (up to 1,000,000) number of times.
3  Reading the Erase and Programming Performance Chart

Consider the erase and programming performance characteristics in Table 1 that are taken from a 128-Mb (8-M x 16-Bit) device with sixteen 4-Kword sectors and two hundred fifty-four 32-Kword sectors.

Table 1. Erase and Programming Performance

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Typ (Note 1)</th>
<th>Max (Note 2)</th>
<th>Unit</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sector Erase Time</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32 Kword</td>
<td>0.4</td>
<td>5</td>
<td>s</td>
<td>Excludes 00h programming prior to erasure (Note 4)</td>
</tr>
<tr>
<td>4 Kword</td>
<td>0.2</td>
<td>5</td>
<td>s</td>
<td></td>
</tr>
<tr>
<td>Chip Erase Time</td>
<td>103</td>
<td></td>
<td>s</td>
<td></td>
</tr>
<tr>
<td>Word Programming Time</td>
<td>9</td>
<td>210</td>
<td>µs</td>
<td>Excludes system level overhead (Note 5)</td>
</tr>
<tr>
<td>Accelerated Word Programming Time</td>
<td>4</td>
<td>120</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>Chip Programming Time (Note 3)</td>
<td>75.5</td>
<td>226.5</td>
<td>s</td>
<td>Excludes system level overhead (Note 6)</td>
</tr>
<tr>
<td>Accelerated Chip Programming Time</td>
<td>33</td>
<td>99</td>
<td>s</td>
<td></td>
</tr>
</tbody>
</table>

Notes
1. Typical program and erase times assume the following conditions: 25° C, V_CC = 1.8 volts, 1 million cycles. Additionally, programming typicals assumes a checkerboard pattern.
2. Under worst-case conditions of 90° C, V_CC = 1.65 volt, 1 million cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed.
4. In the pre-programming step of the Embedded Erase algorithm, all words are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command.
6. The device has a minimum erase and program cycle endurance of 100,000 cycles.

In the example above, maximum values are much longer than typical values because of the different operational conditions (temperature, voltage, etc.) that are used for typical and maximum value testing.

Note the chip programming time. The typical chip programming time is calculated as 9 µs multiplied by 8 Mwords (1 Mword = 1,048,576 words, not 1,000,000 words), resulting in a typical chip programming time of 75.5 seconds.

The maximum chip programming time, however, is calculated slightly differently. It is not calculated simply as 210 µs, multiplied by 8-Mwords, equaling 1,761.6 seconds; rather, the maximum chip programming time is 226.5 seconds. Due to the silicon manufacturing process and statistics, maximum chip programming time is not calculated simply by multiplying the maximum word programming time by the number of words in the device.

When flash memory cells are manufactured, the individual cells in the array program and erase at slightly different rates following a Gaussian-like distribution. A very high percentage of cells program and erase around the typical value. Each time a cell is programmed or erased, the measured timing difference is very slight (on the order of picoseconds). Sometimes the cell programs faster and sometimes it programs slower, trending toward a higher probability of programming more slowly, the more times it is erased. The maximum program/erase times listed in Table 1 specify the slowest-performing cell in the device, after the listed number of erase cycles and under worst-case conditions.

Given this data, application engineers attempt to answer the following question:

In this example, do all cells of the device take the maximum time to program/erase after one million cycles?

In short, the answer to this question is no. Based on experiments, an absolute worst-case program specification is calculated to have approximately 10% of the words programming at the maximum time, while the other 90% program at the typical rate (also assuming 90° C, V_CC = 1.65 volts after 1,000,000 cycles, in the case of the example from Table 1).
4 System Performance

When evaluating system performance, the sustained transfer rate measured in bytes per second (or bits per second) is typically the key benchmark. For normal operating voltage and temperature, the device described in Table 1 can be programmed at over 220 Kb/s (2 bytes/9 µs) or 1.78 MB/s.

Many designers develop for the worst case, and use the 2 bytes/210 µs (9.5 Kb/s) to calculate the worst-case transfer rate. As illustrated in the previous section, this is inaccurate, because at most, only 10% of the words program at 210 µs. The true worst-case transfer rate would be \(1,048,576 \times 16\text{ bytes}/226.5\text{ s},\) (74.1 Kb/s) which is nearly eight times the performance of the first calculation.

In addition, using the worst-case approach to calculate system performance is not realistic. It assumes that the device is at the end of its life, having been cycled 1,000,000 times (in the example device shown in Table 1). Using typical timing, achieving this would take over five and a half years, require low VCC voltages, and operate at 90° C for the entire duration (a temperature well above what most systems can tolerate).

Watchdog timers for individual program/erase cycles should be set to the \textit{maximum} time listed, not the \textit{typical} time. The typical values are the mean of the operational time at 25° C, not the maximum.

5 Conclusion

The maximum values provided in the data sheet are true absolute worst-case operations under worst-case conditions, and are not indicative of performance in most applications. Most systems can expect typical program/erase times on the flash for the life of the system.

Maximum values cannot be relied upon for calculating system performance or estimating the age of a part. Finally, the typical values are the mean values in a Gaussian-like distribution over the life of the part, which must not be confused with the initial device timing or the maximum timing under typical operating conditions.
### Document History Page

**Document Title:** AN202731 - Understanding Typical and Maximum Program/Erase Performance  
**Document Number:** 002-02731

<table>
<thead>
<tr>
<th>Rev.</th>
<th>ECN No.</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
</table>
| **  | –       | –              | 09/04/2003 to 09/30/2005 | Initial version.  
Added Figures 1 and 2 in Typical and Maximum Values Calculations.  
Updated Table 1 in Reading the Erase and Programming Performance Chart |
| *A  | 5041785 | MSWI           | 12/08/2015      | Updated in Cypress template |
| *B  | 5812210 | AESATP12       | 07/12/2017      | Updated logo and copyright. |
Understanding Typical and Maximum Program/Erase Performance

Cypress Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

**Products**

- ARM® Cortex® Microcontrollers cypress.com/arm
- Automotive cypress.com/automotive
- Clocks & Buffers cypress.com/clocks
- Interface cypress.com/interface
- Internet of Things cypress.com/iot
- Memory cypress.com/memory
- Microcontrollers cypress.com/mcu
- PSoC cypress.com/psoc
- Power Management ICs cypress.com/psoc
- Touch Sensing cypress.com/touch
- USB Controllers cypress.com/usb
- Wireless Connectivity cypress.com/wireless

**PSoC® Solutions**

- PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

**Cypress Developer Community**

- Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

**Technical Support**

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2005-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.