

Getting Started with Traveo™ Family S6J3300 Series MCUs

Author: Hirofumi Arakawa

Associated Part Family: S6J3300 Series

Related Documents: For a complete list, [click here](#).

AN203898 provides an overview of the development environment and tools for Traveo family S6J3300 series MCUs to help you get started with designing with the device family.

1 Introduction

AN203898 provides a summary of development environment and tools for the Traveo family S6J3300 series MCUs.

S6J3300 has an Arm® Cortex®-R5 CPU core with Secure Hardware Extension (SHE), CAN FD, memory, and analog and digital peripheral functions on a single chip. The product lineup of the S6J3300 series includes 208-pin, 176-pin, and 144-pin packages with different memory sizes. See the [Technical Reference Manuals](#) and [Datasheet](#) for details.

2 Development Environment and Tools

2.1 Evaluation Board

Cypress provides several evaluation boards to help you start using S6J3300 series MCUs. Two types of evaluation boards are available: 208-pin Evaluation Board and 176-pin Evaluation Board. [Table 1](#) lists the part numbers of these evaluation boards.

Table 1. Traveo Family, S6J3300 Series MCU Evaluation Boards

Parts Number	Description
S6T3J200311A208A2	S6J3310 Series, 208-pin, Evaluation Board with secure hardware extension enabled (SHE=ON)
S6T3J200311A176A2	S6J3310 Series, 176-pin, Starter Kit with secure hardware extension enabled (SHE=ON)

2.2 Debugging Tools

Cypress recommends the third-party debugging tools listed in [Table 2](#). For these tools, Cypress provides sample software (template project and sample driver). The template project includes I/O header files, startup settings, and several sample source files. The sample driver software includes source files for the peripheral features of the Traveo family S6J3300 series. Contact Cypress to obtain the sample software.


Table 2. Traveo Family, S6J3300 Series Debugging Tools

Vendor	Software (IDE)	Hardware (Debugging Tools)
Green Hills Software	MULTI (Ver. 6.1.4 or later version)	Green Hills Probe
IAR Systems	IAR Embedded Workbench (Ver. 7.30.4 or later version)	I-jet™

3 Basic Connection Diagram and Operation Mode

The Traveo family S6J3300 series MCUs have JTAG ports to connect with a debugging tool. Note that the JTAG nSRST port is not supported in this product series; therefore, you should connect the nSRST port to the RSTX port of this product if needed. In addition, TRST port should not be pulled up. For details, refer to [KBA219205](#). Figure 1 shows the basic connection diagram for S6J3300.

Figure 1. S6J3300 Basic Connection Diagram with ARM JTAG 20



These devices have user mode and serial write modes. Figure 1 shows the user-mode connection. Serial write modes use P1_05 and P1_03 with the MD port. Table 3 lists the operation modes. This shows operation mode combination with MD port, P1_05, port and P1_03 port.

The Serial Write mode (Sync, Async) supports writing a user program to a flash memory in the MCU through a UART connection. The PC and the target MCU are connected via a serial cable. Cypress provides a PC software for programming the flash. Contact Cypress to use the flash program software.

In addition, the flash memory programmer provided by DTS INSIGHT (formerly known as YDC) supports S6J3300 series for writing a user program to the flash memory through a serial port.

Table 3. Operation Mode

Operation Mode	MD	P1_05	P1_03
User mode	1	--	--
Serial Write Mode (Sync)	0	1	0
Serial Write Mode (Async)	0	1	1

4 Related Documents

- Technical Reference Manuals
 - [S6J3300 Series 32-bit Microcontroller Traveo™ Family Hardware Manual \(Doc.No.002-10185\)](#)
 - [Traveo Family Hardware Manual Platform Part \(Doc.No.002-07884\)](#)
- Datasheet
 - [S6J3310/S6J3320/S6J3330/S6J3340 Series 32-bit Microcontroller Traveo Family \(Doc.No.002-10635\)](#)
- KBA
 - [JTAG nTRST Pin Termination in Traveo™ S6J3110/3120/3200/3300/3350/3400 Series - KBA219205](#)

Document History

Document Title: AN203898 – Getting Started with Traveo™ Family S6J3300 Series MCUs

Document Number: 002-03898

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4983047	HIAR	10/23/2015	New application note.
*A	5717963	AESATP12	04/28/2017	Updated logo and copyright.
*B	5798291	HIAR	07/20/2017	Corrected the content of "2.1 Evaluation Board" Corrected the content of "4 Related Documents" Added a new content to "3 Basic Connection Diagram and Operation Mode"
*C	6351996	HIAR	10/25/2018	No change; sunset review.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmhc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.