



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

## Simultaneous Read/Write versus Erase Suspend/Resume

AN99127 discusses the considerations of using the Simultaneous Read/Write and Suspend/Resume features on Cypress flash devices.

### 1 Introduction

By their nature some operations on flash memory take a relatively long time. A typical Write Buffer Program operation takes 400  $\mu$ s. A typical Sector Erase operation takes 180 ms to 800 ms, depending on the flash family. During one of these embedded operations, reads from the flash return status information. Many systems require access to read data stored in the flash memory before these operations complete. Cypress offers two flash features to solve this problem: Simultaneous Read/Write and Suspend/Resume. Simultaneous Read/Write devices are designed to allow reading from a flash device at the same time an embedded erase (or program) operation is being executed. The Erase Suspend/Resume and Program Suspend/Resume features allow the user to interrupt an embedded (erase or program) operation in order to read data from the flash device. The application designer will need to take several performance factors into account when deciding which of these methods is correct for the application.

### 2 Simultaneous Read/Write versus Suspend/Resume Flash Features

Flash devices with the Simultaneous Read/Write feature consist of several independent banks. Each bank encompasses many sectors. One of these devices with an active erase or program operation will only report status for reads from the same bank. Data from other banks are available for reading immediately, regardless of the embedded operation in progress. This design requires a careful division of the flash memory between banks used for code storage and banks used for data storage. The Suspend/Resume feature usually still exists in these multi-bank devices. However, it is only useful when reading data from the same bank where an embedded operation is ongoing.


Single bank devices have a simpler implementation. Because there is only one bank in the whole device, there is no Simultaneous Read/Write feature available. The Suspend/Resume feature must be used to read array data out of the flash during an embedded operation. This allows the application to read data that is anywhere in the device as long as it is not in the sector being erased or programmed. But there is a latency between issuing the suspend operation and when the flash is ready for reading array data. For example, the S29GL01GS has Erase Suspend Latency ( $t_{ESL}$ ) defined in the device data sheet as 40  $\mu$ s, as of this writing. Please consult the data sheet for the most up-to-date information.

### 3 Simultaneous Read/Write versus Suspend/Resume Timing

Most systems that use either the Simultaneous Read/Write feature or Suspend/Resume feature do so because of interrupt-driven events that could require access to the flash device during an erase or program. When the Suspend/Resume feature is used, the applicable interrupt service routines must be designed to consider the maximum suspend latency. This latency is not an issue when using a Simultaneous Read/Write device.

When the Suspend/Resume feature is used to handle an interrupt, the erase or program operation is paused while reading takes place. This serial sequence can significantly increase the total time of the erase operation (see [Figure 1](#) for details). Erase operations take longer than programs, so they are the main concern for system latency, and are the focus of our examples here.


Figure 1. Simultaneous Read/Write vs. Erase Suspend/Resume Timing



## 4 Simultaneous Read/Write versus Erase Suspend/Resume Performance

As the number of Erase Suspend/Resume cycles increases, the sector erase operation becomes less efficient. During an erase, the flash device issues a number of erase pulses to the memory array. The completion of a given erase pulse is required in order to progress to the next erase pulse. When an erase is suspended, any erase pulse that was not complete must be restarted (see Figure 2). Thus, if Erase Suspend/Resume commands are issued in rapid succession, the device will restart many of the erase pulses. This will greatly degrade the performance of the erase function, and possibly extend the total erase time beyond the specified maximum value. Each device requires a minimum time between the beginning of an erase (or resume) command and the suspend command. Please consult the device data sheet for the required delay between resume and suspend. Another solution is to use flash with the Simultaneous Read/Write feature instead of Suspend/Resume.

Figure 2. Incomplete Internal Erase Pulses Get Restarted



## 5 How Often Can an Erase be Suspended?

Erase operations can be suspended any number of times on MirrorBit<sup>®</sup> technology flash. However, these devices still require complete erase pulses for progress on an erase operation.

## 6 Conclusion

For systems that need to suspend embedded operations occasionally, such as interrupt-driven controllers or computer systems, the Suspend/Resume feature provides for adequate overall performance. But if a system is real-time and will frequently need to read from the device, or must have immediate access to flash contents, a flash device with the Simultaneous Read/Write feature could achieve optimal erase performance and minimum read latencies.

Characteristic	Simultaneous Read/Write	Suspend/Resume with multi-bank Flash	Suspend/Resume with single-bank Flash
Location for Flash Array Reads	Any sector in a different bank	Different sector in same bank	Any other sector
Read Latency	None	See data sheet, typically 20-40 μsec	See data sheet, typically 20-40 μsec
Performance Impact	None	Embedded operation completion delayed. Application impact varies by application	Embedded operation completion delayed. Application impact varies by application
Chip Complexity	Complex	Complex	Simple

## Document History Page

Document Title: AN99127 - Simultaneous Read/Write versus Erase Suspend/Resume				
Document Number: 001-99127				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	-	-	07/06/2004 to 07/25/2011	<p>Initial version</p> <p>Changed "Read/Write Operation" to "Read/Write Feature".            Replaced "Flash" with "Flash devices".            Changed "Erase Suspend/Resume Operation" to "Erase/Suspend Resume feature".            In Simultaneous Read/Write vs. Erase Suspend/Resume Performance section:</p> <p>Deleted paragraph number two ("The required length...") added first sentence to paragraph number one "Regardless of the type".            Paragraph 2 - Deleted "(10ms between the beginning of an erase (or resume) command and the suspend command, or to use the Simultaneous Read/Write feature for the Erase Suspend/Resume latency)" and added "(10ms erase pulses)".            Updated last paragraph for language consistency.</p> <p>Erase Time Multiple vs. Frequency of Erase Suspend: Updated horizontal axis of drawing for accuracy.</p> <p>In How Often Can an Erase be Suspended? section:            Updated paragraph for language consistency.            Changed "MirrorBit Devices" to "Devices based on MirrorBit™ technology".            Changed "BDD" to Am29BDD".            Deleted "(assuming the number of suspends is limited to under 5,980)" and added "(assuming this erase command is limited to under 5,980 suspends)".            In Conclusion: Updated paragraph for language consistency.            Updated to new format.            Complete rewrite.            In Simultaneous Read/Write versus Erase Suspend/Resume Performance: Updated paragraph.</p>
*A	4979153	MSWI	10/22/2015	Updated to Cypress template.
*B	6206169	PRIT	06/13/2018	Updated to new template. Completing Sunset Review.

## Worldwide Sales and Design Support

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers ..... [cypress.com/arm](http://cypress.com/arm)  
Automotive ..... [cypress.com/automotive](http://cypress.com/automotive)  
Clocks & Buffers ..... [cypress.com/clocks](http://cypress.com/clocks)  
Interface ..... [cypress.com/interface](http://cypress.com/interface)  
Internet of Things ..... [cypress.com/iot](http://cypress.com/iot)  
Memory ..... [cypress.com/memory](http://cypress.com/memory)  
Microcontrollers ..... [cypress.com/mcu](http://cypress.com/mcu)  
PSoC ..... [cypress.com/psoc](http://cypress.com/psoc)  
Power Management ICs ..... [cypress.com/pmic](http://cypress.com/pmic)  
Touch Sensing ..... [cypress.com/touch](http://cypress.com/touch)  
USB Controllers ..... [cypress.com/usb](http://cypress.com/usb)  
Wireless Connectivity ..... [cypress.com/wireless](http://cypress.com/wireless)

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)



Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2004-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.