

Migrating from SPI EEPROM to Cypress's SPI F-RAM™
Author: Shivendra Singh
Associated Project: No
Associated Part Family: SPI F-RAM
Software Version: None
Related Application Notes: [AN304](#), [AN87352](#)

AN96614 provides an overview about advantages and differences to be considered when migrating from a SPI EEPROM to Cypress's high-reliability and energy-efficient SPI F-RAM solution.

Contents

1	Introduction.....	1	3.5	Parameter Compatibility	7
2	Benefits of SPI F-RAM over EEPROM.....	2	4	Firmware Compatibility.....	8
2.1	Faster Memory.....	2	4.1	Multiple Pages in EEPROMs versus Single Page in F-RAM	8
2.2	Easier Design	2	4.2	Page Write Delay.....	9
2.3	Data Security	2	4.3	RDY / WIP Bit in Status Register.....	9
2.4	Additional Features.....	2	5	Summary.....	10
3	Migrating from SPI EEPROM to SPI F-RAM	2	6	Related Documents.....	10
3.1	Pin and Package Compatibility	2	6.1	Application Notes.....	10
3.2	Command (OPCODE) Compatibility.....	4	Document History.....	11	
3.3	Status Register Compatibility.....	5	Worldwide Sales and Design Support.....	12	
3.4	Hold Compatibility.....	6			

1 Introduction

EEPROMs are frequently used for nonvolatile storage of a system's data. However, a slow nonvolatile write performance and limited write endurance of the EEPROMs limit their usages in systems that need to execute frequent writes to the nonvolatile memory at bus speed. Many system designs have tried to resolve issues associated with EEPROMs by using a wear-leveling technique to increase the effective endurance, but at the cost of increased EEPROM density and software overheads. The other alternative method to save critical system data is to store data in the scratchpad RAM and then transfer the stored data into the nonvolatile memory, such as EEPROMs or flash, at power down by using a backup power source. Both of these methods are highly inefficient because of increased number of components, board space, hardware design complexities, and the software overheads.

Cypress's SPI F-RAM is a serial, nonvolatile memory employing an advanced ferroelectric process and offers the world's most energy-efficient, high-performance, and high-reliability nonvolatile RAM solution. Cypress's SPI F-RAMs are available in both industrial and automotive grade temperatures.

Cypress's F-RAM has fast random access SRAM memory cells and provides virtually infinite (10^{14}) read/write endurance cycles, orders of magnitude higher than an EEPROM. The F-RAM performs write operations at the bus speed without incurring any write delays (NoDelay™) unlike serial EEPROMs and flash memories. Data is directly written into the F-RAM array; the next bus cycle can start immediately without checking the readiness of the device before subsequent access.

The serial SPI F-RAM devices are available as drop-in replacements to the standard SPI EEPROM devices. This application note shows the differences between an industry-standard SPI EEPROM and Cypress's SPI F-RAM solution. These differences need to be considered when migrating from an SPI EEPROM-based solution to Cypress's SPI F-RAM solution. This application note references the M95M01 and AT256B SPI EEPROM datasheets for comparison.

For more details on SPI F-RAM designs, refer to the application note [AN304 - SPI Guide for F-RAM™](#).

For more details on the benefits of Cypress's F-RAM over a serial EEPROM, refer to the application note [AN87352-F-RAM™ for Smart E-Meters](#).

2 Benefits of SPI F-RAM over EEPROM

2.1 Faster Memory

- Random access: No page reads/writes needed.
- Full memory write at bus speed without any internal page program delay after each page write.

2.2 Easier Design

- No software overhead for managing page boundary as with EEPROM
- Virtually infinite (10^{14}) read/write endurance cycles do not require wear leveling
- Available in industry-standard packages

2.3 Data Security

- Reliable, advanced ferroelectric process
- No requirement of a battery or capacitor backup to store the last moment data

2.4 Additional Features

- Cypress's F-RAM is world's most energy-efficient, fast nonvolatile RAM
- 151 years of data retention at 65 °C
- Pb-free technology

3 Migrating from SPI EEPROM to SPI F-RAM

Cypress's SPI F-RAMs are available in two industry-standard packages: 8-pin SOIC and 8-pin DFN. These standard and versatile package options make Cypress's SPI F-RAMs drop-in replacements for the majority of the EEPROMs on the same footprint without compromising the system's performance. In addition, Cypress's F-RAM solution provides performance advantages such as higher data throughput, NoDelay™ write, and energy-efficient operation.

The following sections highlight all key differences and compatibilities between an SPI EEPROM and an SPI F-RAM.

3.1 Pin and Package Compatibility

Cypress's SPI F-RAMs are pin- and package-compatible with SPI EEPROMs. [Table 1](#) shows the pin mapping and [Table 2](#) shows the package comparison of SPI EEPROMs and SPI F-RAMs.

Table 1. SPI EEPROM and SPI F-RAM Pin Mapping

Pin Description	Pin Name	
	SPI EEPROM	Cypress's SPI F-RAM
Chip select	$\overline{SS} / \overline{S} / \overline{CS}$	\overline{CS}
Serial clock	C/SCK	SCK
Serial data input	D/SI	SI
Serial data output	Q/SO	SO
Write protect	$\overline{W} / \overline{WP}$	\overline{WP}

3.2 Command (OPCODE) Compatibility

Table 3 shows the list of opcodes supported in SPI EEPROMs and SPI F-RAMs. Opcodes specific to EEPROM cell operations such as RDID (ABh), PE0 (42h), SE0 (D8h), which are shown in Table 3, are don't care commands for SPI F-RAMs; these are ignored by the SPI F-RAM when executed. The SPI F-RAM cannot replace the SPI EEPROM that has these special features if the application uses these features.

Table 3. OPCODE Comparison

Command OPCODE (Hex)	Command Description	SPI EEPROM	SPI F-RAM	Comments
WREN (06h)	Set write enable latch	√	√	Identical functionality.
WRDI (04h)	Reset write enable latch	√	√	
RDSR (05h)	Read Status Register	√	√	
WRSR (01h)	Write Status Register	√	√	Advantage: F-RAM doesn't require a nonvolatile write delay of 5 ms after the Status Register write.
READ (03h)	Read memory data	√	√	Identical functionality.
WRITE (02h)	Write memory data	√	√	Advantage: The address counter in the SPI EEPROM burst write rolls over at the EEPROM page boundary. EEPROM requires a nonvolatile write delay of 5 ms after every byte/page write. The SPI F-RAM burst write operation allows writing the entire memory at bus speed without any write delay. The address counter rolls over at the last memory location.
FSTRD (0Bh)	Fast read memory data	X	√	Not supported in EEPROM
SLEEP (B9h)	Enter sleep mode	√	√	Identical functionality
RDID (9Fh)	Read device ID	X	√	Not supported in EEPROM.
SNR (C3h)	Read serial number	X	√	
RDID (ABh)	Release from deep power down (Not available as standard instruction)	√	X	These commands are not the standard SPI EEPROM commands. These commands are supported only in specific EEPROMs.
PE0 (42h)	Page erase	√	X	
SE0 (D8h)	Sector erase	√	X	
RDID (83h)	Reads the page dedicated to identification	√	X	These commands are not supported in the SPI F-RAMs.
WRID (82h)	Writes the page dedicated to identification	√	X	
RDLS (83h)	Reads the lock status of the identification page	√	X	
LID (82h)	Lock the identification page in read-only mode	√	X	

3.3 Status Register Compatibility

The Status Register access in the SPI EEPROM and the SPI-FRAM are identical except that EEPROMs allow reading the Status Register in a loop without resending the Read Status Register command (RDSR). The host controller can poll the EEPROM Status Register in a loop to determine the “Ready” or the “Write In Progress” status (RDY / WIP). In contrast, the SPI F-RAM is always ready for the next instruction immediately after the ongoing instruction completes; therefore, in any case, the SPI F-RAM does not need reading the Status Register continuously. This will be an improvement in the firmware when using the SPI F-RAM.

Reading the SPI F-RAM Status Register will always return a “Ready” status. When migrating from the SPI EEPROM to SPI F-RAM, the firmware must ensure that either it reads only one byte per Status Register read command, or if it reads multiple bytes then firmware ignores all bytes except the first byte. Table 4 shows the Status Register bits definitions for SPI EEPROMs and SPI F-RAMs and their compatibilities.

Table 4. Status Register Comparison

Status Register	SPI EEPROM	SPI F-RAM	Comments
Bit0	RDY / WIP	Don't Care (0)	The SPI EEPROM sets this bit to '1' when it is busy during a page write operation. The SPI F-RAM always returns '0' indicating it is ready. Therefore, migrating to the SPI F-RAM does not require any firmware change.
Bit1	WEL	WEL	Identical behavior.
Bit2	BP0	BP0	
Bit3	BP1	BP1	
Bit4	Don't Care (0)	Don't Care (0)	
Bit5	Don't Care (0)	Don't Care (0)	
Bit6	Don't Care (0)	Don't Care (0/1)	This bit is the read-only bit in the SPI F-RAM. Some SPI F-RAMs return '0' upon read. (Example: FM25C160B) Some SPI F-RAMs return '1' upon read. (Example: FM25V20A)
Bit7	SRWD	WPEN	Identical behavior.

Note: Bits 4-6 are 'don't care' bits. The default value of these three bits can be ignored when migrating from the SPI EEPROM to the SPI F-RAM.

Figure 2. SPI EEPROM Status Register Read





Figure 3. SPI F-RAM Status Register Read



3.4 Hold Compatibility

The $\overline{\text{HOLD}}$ pin can be used to interrupt a serial operation without aborting it. If the bus master pulls the $\overline{\text{HOLD}}$ pin LOW while SCK is LOW, the current operation will pause. Taking the $\overline{\text{HOLD}}$ pin HIGH while SCK is LOW will resume the paused operation. The transitions of $\overline{\text{HOLD}}$ must occur while SCK is LOW.

The following are the differences in the $\overline{\text{HOLD}}$ behavior between the SPI EEPROMs and the SPI F-RAM:

- The SPI F-RAM allows toggling the SCK and the $\overline{\text{CS}}$ pin during a hold state, as shown in Figure 4.
- Some SPI EEPROMs do not allow $\overline{\text{CS}}$ toggling in the hold state. Toggling the $\overline{\text{CS}}$ during hold can reset the communication in these devices.
- Some SPI EEPROMs allow entering the hold state by toggling the $\overline{\text{HOLD}}$ pin LOW when the $\overline{\text{CS}}$ is LOW and the SCK is HIGH. Similarly, these devices allow exiting the hold state by toggling the $\overline{\text{HOLD}}$ pin HIGH when the $\overline{\text{CS}}$ is LOW and the SCK is HIGH. See Figure 5.

Figure 4. SPI EEPROM $\overline{\text{HOLD}}$ Timing





Figure 5. SPI F-RAM $\overline{\text{HOLD}}$ Timing


3.5 Parameter Compatibility

Table 5 summarizes the key parameters that need to be evaluated for system-level compatibility when migrating from the SPI EEPROM to Cypress's SPI F-RAM.


Table 5. Key Parameters Checklist

Parameter	Description	SPI EEPROM	SPI F-RAM	Comments
DC Parameters				
V_{DD}	Power supply voltage	1.5 V to 3.6 V 1.7 V to 5.5 V	2.0 V to 5.5 V	The SPI EEPROMs support a wider operating voltage range. When migrating to the SPI F-RAM, the system must ensure that the SPI F-RAM operating voltage is within its operating range.
V_{IH}	Input HIGH voltage	Varies	$0.7 \times V_{DD}$ to $V_{DD} + 0.3 \text{ V}$	The SPI F-RAM follows CMOS logic standard. System must ensure that the logic levels are within operating range of both the SPI host and the SPI F-RAM for proper operation.
V_{IL}	Input LOW voltage	Varies	-0.3 V to $0.3 \times V_{DD}$	
V_{OH}	Output HIGH voltage	Varies	2.4 V (min), $I_{OH} = -1 \text{ mA}$; $V_{DD} - 0.2 \text{ V}$ (min), $I_{OH} = -100 \mu\text{A}$	The SPI F-RAM output driver supports standard output drive strength which makes it compatible with majority of the host controllers.
V_{OL}	Output LOW voltage	Varies	0.4 V (max), $I_{OL} = +2 \text{ mA}$; 0.2 V (max), $I_{OL} = +150 \mu\text{A}$	Systems must ensure that the logic levels are within operating range of both the SPI host and SPI F-RAM for proper operation.

Parameter	Description	SPI EEPROM	SPI F-RAM	Comments
AC Parameters				
f_{SCK}	SPI clock frequency	Up to 20 MHz	Up to 40 MHz	Migrating from the SPI EEPROM to SPI F-RAM does not require firmware changes. However, because the SPI F-RAM supports a higher access speed, firmware upgrades can improve the data throughput when using the SPI F-RAM.
Power Parameters				
t_{VR}	V_{DD} power-up ramp rate	Varies	30 to 50 $\mu\text{s}/\text{V}$	When migrating to the SPI F-RAM, the system must ensure that the V_{DD} power ramp rate is within the spec of the SPI F-RAM, Figure 6 .
t_{VF}	V_{DD} power-down ramp rate	Varies	30 to 100 $\mu\text{s}/\text{V}$	

Other device parameters such as device current in different operating modes, output load, start-up time, power ramp (power-up and power-down), ESD profile and packages that differ between the SPI EEPROM and SPI F-RAM can warrant some system-level analysis before replacing the SPI EEPROM with the SPI F-RAM.

Figure 6. SPI F-RAM Power Cycle Timing



4 Firmware Compatibility

The SPI host controller firmware for the SPI EEPROM access will work as-is for the SPI F-RAM except for the unsupported features/opcodes. This section discusses various operations in EEPROMs that can be improved in the system by firmware updates when migrating to the SPI F-RAM solution.

4.1 Multiple Pages in EEPROMs versus Single Page in F-RAM

EEPROMs are written or programmed on a page-by-page basis. A typical page size of an EEPROM device is $1/512^{\text{th}}$ of the memory size. This means that to write the full EEPROM memory, the host controller needs to initiate 512 page-write operations. The host controller also needs to track the count of the total data bytes written in an individual page to prevent a counter roll over.

The F-RAM does not support page architecture; therefore, the entire memory array can be treated as one page. The entire F-RAM array can be written in the burst mode with a single write command. Once the internal counter reaches the last F-RAM location, the counter rolls over to the start address 0h. Because the SPI F-RAM the write operation contains a single page, the host controller is required to keep track of just one counter for the SPI F-RAM, as opposed to tracking multiple counters for the page count and the byte count in a page. The SPI F-RAM simplifies firmware design by reducing the number of execution steps. [Figure 7](#) demonstrates writing in SPI EEPROM versus writing in SPI F-RAM.

5 Summary

Migrating from the SPI EEPROM to Cypress's SPI F-RAM will improve the system performance, reliability, and energy-efficiency. Cypress's SPI F-RAM's industry-standard pin and package configuration, SPI instruction set (OPCODE), and electrical compatibility simplify the migration. Differences between two devices are highlighted throughout this application note. These differences need to be considered but will typically not be gating for migration in most applications.

6 Related Documents

6.1 Application Notes

- [AN304 - SPI Guide for F-RAM™](#)
- [AN87352 - F-RAM™ for Smart E-Meters](#)

About the Author

Name: Shivendra Singh

Title: Applications Engineer Principal

Document History

Document Title: AN96614 – Migrating from SPI EEPROM to Cypress's SPI F-RAM™

Document Number: 001-96614

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4756384	ZSK	06/01/2015	New Spec.
*A	5848806	HARA	08/18/2017	Updated logo and copyright.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

PSoC is a registered trademark and PSoc Creator is a trademark of Cypress Semiconductor Corporation.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoc, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.