**Introduction**

Many applications need an accurate and controllable current source. The unique PSoC MCU architecture enables programmable current sources that source and sink 40 mA. This application note provides:

- A brief explanation of instrumentation amplifier based (In-Amp) current sources.
- Examples of analog current sources implemented with PSoC analog blocks.
2 PSoC Resources

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and quickly and effectively integrate the device into your design. In this document, PSoC refers to the PSoC 1 family of devices. To learn more about PSoC 1, refer to the application note AN75320 - Getting Started with PSoC 1.

The following is an abbreviated list for PSoC 1:

- **Overview:** PSoC Portfolio, PSoC Roadmap
- **Product Selectors:** PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP. In addition, PSoC Designer includes a device selection tool.
- **Datasheets:** Describe and provide electrical specifications for the PSoC 1 device family.
- **Application Notes and Code Examples:** Cover a broad range of topics, from basic to advanced level. Many of the application notes include code examples.
- **Technical Reference Manuals (TRM):** Provide detailed descriptions of the internal architecture of the PSoC 1 devices.
- **Development Kits:**
  - CY3215A-DK In-Circuit Emulation Lite Development Kit includes an in-circuit emulator (ICE). While the ICE-Cube is primarily used to debug PSoC 1 devices, it can also program PSoC 1 devices using ISSP.
  - CY3210-PSOCEVAL1 Kit enables you to evaluate and experiment Cypress's PSoC 1 programmable system-on-chip design methodology and architecture.
  - CY8CKIT-001 is a common development platform for all PSoC family devices.
- The MiniProg1 and MiniProg3 devices provide an interface for flash programming.

2.1 PSoC Designer

**PSoC Designer** is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows.

**Note:** This is not the default view.

1. **Global Resources** – all device hardware settings.
2. **Parameters** – the parameters of the currently selected User Modules.
3. **Pinout** – information related to device pins.
4. **Chip-Level Editor** – a diagram of the resources available on the selected chip.
5. **Datasheet** – the datasheet for the currently selected UM
6. **User Modules** – all available User Modules for the selected device.
7. **Device Resource Meter** – device resource usage for the current project configuration.
8. **Workspace** – a tree level diagram of files associated with the project.
9. **Output** – output from project build and debug operations.

**Note:** For detailed information on PSoC Designer, go to PSoC® Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.
2.2 Code Examples

The following webpage lists the PSoC Designer based Code Examples. These Code Examples can speed up your design process by starting you off with a complete design, instead of a blank page and also show how PSoC Designer User modules can be used for various applications. For more information on PSoC 1 code examples, visit http://www.cypress.com/go/PSoC1CodeExamples.

To access the Code Examples integrated with PSoC Designer, follow the path Start Page > Design Catalog > Launch Example Browser as shown in Figure 2.
In the Example Projects Browser shown in Figure 3, you have the following options:

- Keyword search to filter the projects.
- Listing the projects based on Category.
- Review the datasheet for the selection (on the Description tab).
- Review the code example for the selection. You can copy and paste code from this window to your project, which can help speed up code development, or
- Create a new project (and a new workspace if needed) based on the selection. This can speed up your design process by starting you off with a complete, basic design. You can then adapt that design to your application.

Figure 3. Code Example Projects, with Sample Codes

2.3 Technical Support

If you have any questions, our technical support team is happy to assist you. You can create a support request on the Cypress Technical Support page.

You can also use the following support resources if you need quick assistance.

- Self-help
- Local Sales Office Locations
3 Current Source

Figure 4 shows a classic design of a current source built with an In-Amp.

Equation 1 shows the value of $i_{\text{set}}$ given $V_{\text{out}}$ and $V_{\text{load}}$.

$$i_{\text{set}} = \frac{V_{\text{out}} - V_{\text{load}}}{R_{\text{set}}}$$

Equation 1

If the gain of the In-Amp is set to one, the Equation 2 holds true.

$$V_{\text{out}} = V_{\text{load}} - V_{\text{set}}$$

Equation 2

Combining these two equations results in Equation 3.

$$i_{\text{set}} = \frac{-V_{\text{set}}}{R_{\text{set}}}$$

Equation 3

Independent of the load resistance, the voltage across $R_{\text{set}}$ is always equal to $-V_{\text{set}}$. Equation 3 defines current. This is independent of load resistance, considering the voltage across the resistor as constant.

Equation 3 is true only when Equation 2 holds true. The amplifier attempts to make the output, the difference of the inputs. $V_{\text{out}}$ and $V_{\text{load}}$ cannot exceed the legitimate operating range for the specific In-Amp. For example, you cannot drive a finite current into an infinite load. Therefore, it is possible to build a programmable current source with an In-Amp, a resistor, and a reference voltage.
4 Working with In-Amps and MIPS

There are several good In-Amps (Analog Devices AD620 and Burr Brown INA128). The PSoC INSAMP User Module is not capable of operating with only a gain of one. However, it is possible to build a unity gain difference amplifier (DiffAmp) using a Switched Capacitor Block User Module (SCBLOCK). Although the DiffAmp is not as robust as the In-Amp, you can include the following for the same price:

- A DAC to set the reference voltage
- A 4 MIPS CPU
- 4K to 32 Kbytes of Flash
- 256 bytes to 2K RAM
- 4 to 16 digital blocks
- 4 to 12 analog blocks

These are the prerequisites for building a complete application.

5 PSoC Implementation

Figure 5 shows the PSoC implementation of a current source built with a DAC, DiffAmp, and an external current setting resistor. PSoC Designer project is provided for this implementation.

DAC6_1 controls \( V_{\text{set}} \). It feeds the negative input of DiffAmp. The amplifier's output is buffered (Buf0) and brought out on Port 0[3]. The input is brought in on Port 2[1] and connects to the positive input of DiffAmp. When the input is connected to the output via \( R_{\text{set}} \), a current is sourced into \( R_{\text{load}} \). Figure 6 shows the user module placement for the example.

The DiffAmp is the SCBLOCK User Module configured to be a differential unity gain amplifier. Figure 7 shows the parameter selection.

**Note** For background information on switch capacitor design, refer to the application note AN2041 – Understanding PSoC 1 Switched Capacitor Analog Blocks.

**Note** For DAC6 input between \(-28\) and \(-31\), the DAC column clock must be limited to 250 kHz. For a DAC6 input greater than \(-28\), the column clock must be limited to a frequency not greater than 2 MHz.
6 Supply Rails

The circuit shown in Figure 5 is capable of driving a current into an increasing resistive load until $V_{\text{out}}$ reaches infinity or at least attempts to exceed the $V_{dd}$ one that comes first. As mentioned in the Working with In-Amps and MIPS section, the amplifier attempts to make the output the difference of the inputs. It does so if all the voltages are kept in the linear ranges.

There are four unique voltage nodes for this circuit. They are:

- **$V_{\text{loadRef}}$**
  This is the return path of the load resistor. It is a value you choose. It is $V_{ss}$ (gnd), $V_{dd}$, or AGND. You can have any other voltage outside the supplies' rails as long as the other three voltages are in their linear range.

- **$V_{\text{set}}$**
  This voltage sets the current level. It is an input into a switched capacitor block and accepts inputs up to, and including, the supply rails as shown in Equation 4.

  \[
  V_{ss} \leq V_{\text{set}} + \text{AGND} \leq V_{dd}
  \]
  DAC6 generates $V_{\text{set}}$ value in the range of AGND ± $V_{\text{ref}}$. It is important that this voltage does not exceed the limits set in Equation 4.

- **$V_{\text{load}}$**
  Figure 5 shows this signal as an input into a switched capacitor block and accepts inputs up to, and including, the supply rails. Equation 5 defines this.

  \[
  V_{ss} \leq V_{\text{load}} \leq V_{dd}
  \]

  Equation 6 shows that $V_{\text{load}}$ is dependent on $V_{\text{loadRef}}$, $R_{\text{load}}$, and $I_{\text{set}}$.

  \[
  V_{\text{load}} = V_{\text{loadRef}} + i_{\text{set}} \cdot R_{\text{load}}
  \]

  It is not possible to source a current into $R_{\text{load}}$, if $V_{\text{loadRef}}$ is set to $V_{dd}$ or to sink a current from $R_{\text{load}}$ if $V_{\text{loadRef}}$ is set to $V_{ss}$.

- **$V_{\text{out}}$**
  Figure 5 shows this signal as an output of an analog output buffer. Equation 7 shows it as dependent on $I_{\text{set}}$, $R_{\text{load}}$, and $R_{\text{set}}$.

  \[
  V_{\text{out}} = V_{\text{loadRef}} + i_{\text{set}} \cdot (R_{\text{load}} + R_{\text{set}})
  \]

  The limitation of this buffer’s range is a function of the current it supplies. Each has its own limits which affects the correct linear operation.

  Figure 8 shows the typical range of an analog output buffer as a function of load impedance.
Figure 8. Buffer Range Vs Load Resistance, $V_{dd} = 5\, \text{V}$

![Graph showing buffer range vs load resistance with different load conditions labeled as Load to Vcc, Load to AGND, and Load to Vss.](image)

Figure 9 shows the range of an analog output buffer as a function of sourced load current.

Figure 9. Buffer Range Vs Load Current, $V_{dd} = 5\, \text{V}$

![Graph showing buffer range vs load current with upper and lower rail limits](image)

Of course, “typical” is defined as the results from measuring one at the bench. $V_{out}$ falls in the allowable ranges for Figure 8 and Figure 9.
7 Application Example

Figure 10 shows a typical transducer that converts some arbitrary physical parameter to a resistance.

It is ground-referenced and varies from 0 to 300 ohms. The manufacturer recommends a 4-mA stimulus to generate 0-V to 1.2-V response. This response is then digitized. This requires:

- Generating a 4 mA current.
- Shifting response to a valid PSoC ADC range.

$V_{dd}$ of PSoC is set to 5.0 V. $V_{loadRef}$ is set to $V_{ss}$ (gnd). AGND is set to $\frac{1}{2}V_{cc}$ or 2.5 V. The DAC6 sets $V_{set}$ to 1.25 V. This meets the requirements set in Equation 4. Setting $R_{set}$ to 316 ohms and using Equation 2, the current is set to 4 mA. $V_{load}$ has a range from 0 to 1.2 V meeting the requirements set in Equation 5. Figure 9 shows that for a sourced current of 4 mA, $V_{out}$ has a range of 0.1 to 4.75 V. $V_{out}$ is 1.25V larger than $V_{load}$ or 1.25V to 2.45 V, falling within the range margins.
8 Solutions for Port 2

The previous solution has $V_{load}$ coming in on one of the port 2 switched-capacitor inputs. This enables a range that includes the supply rails. However, not all PSoC 1 devices have port 2. An alternate design is presented in Figure 12. Figure 12 looks identical to the implementation in Figure 5 except that $V_{load}$ now feeds a Programmable Gain Amplifier (PGA) configured as a unity gain Buffer that has its input on P0[1] and output feeding DiffAmp2.

Figure 12. PSoC Current Source, Sans Port 2

![Diagram of PSoC Current Source, Sans Port 2]

Figure 13. PSoC Implementation, Sans Port 2

![Diagram of PSoC Implementation, Sans Port 2]

The primary difference is the acceptable voltage range for $V_{load}$. This signal is now an input to the continuous time analog block. Equation 8 defines the allowable range for $V_{load}$ taken from the specifications in the device datasheet.

Equation 8

\[
(V_{ss} + 0.5) \leq V_{load} \leq (V_{dd} - 1)
\]

The voltage across $R_{load}$ ranges from 0 to 1.2 V. This violates the conditions of Equation 8. A simple solution is to add a 130 ohm resistor in series with the transducer load to boost $V_{load}$ by 0.52 V.

This ensures:

- $V_{load}$ of span of 0.52 to 1.72 V
- $V_{out}$ of span of 1.77 to 2.97 V

Both meet the range requirements set in Equation 8 and Equation 7. Of course, subtract the contributions of $R_{shift}$ from your result.
9 Summary

Understanding instrumentation amplifiers permits the construction of bipolar current sources. The PSOC MCU architecture further enables you to build a complete programmable current source with only one external resistor.

About the Author

Name: Rajiv Vasantha Badiger
Title: Applications Engineer Staff
## Document History

**Document Title:** AN36179 - PSoC® 1 Programmable Bipolar Analog Current Source  
**Document Number:** 001-36179

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>1406903</td>
<td>SFV</td>
<td>03/30/2010</td>
<td>New application note.</td>
</tr>
<tr>
<td>*A</td>
<td>2552494</td>
<td>DWV</td>
<td>08/14/2008</td>
<td>Updated Section on DAC Clock Frequency.</td>
</tr>
<tr>
<td>*B</td>
<td>2901738</td>
<td>YARA</td>
<td>04/01/2010</td>
<td>Added reference to AN2089 in Document Properties. AN2089 is an older version of this application note.</td>
</tr>
<tr>
<td>*C</td>
<td>3739205</td>
<td>RJVB</td>
<td>09/10/2012</td>
<td>Updated in new template.</td>
</tr>
<tr>
<td>*D</td>
<td>4664928</td>
<td>ASRI</td>
<td>02/18/2015</td>
<td>Updated the project to PSoC Designer 5.4.</td>
</tr>
<tr>
<td>*E</td>
<td>4835488</td>
<td>ASRI</td>
<td>07/24/2015</td>
<td>Updated document template and reorganized the content. Added PSoC Resources. Updated the project to PSoC Designer 5.4 SP1. Updated the document title. Updated Supply Rails and Solutions for Port 2.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

**Products**

- **Automotive**
  - cypress.com/go/automotive
- **Clocks & Buffers**
  - cypress.com/go/clocks
- **Interface**
  - cypress.com/go/interface
- **Lighting & Power Control**
  - cypress.com/go/powerpsoc
- **Memory**
  - cypress.com/go/memory
- **PSOC**
  - cypress.com/go/psoc
- **Touch Sensing**
  - cypress.com/go/touch
- **USB Controllers**
  - cypress.com/go/usb
- **Wireless/RF**
  - cypress.com/go/wireless

**PSOC® Solutions**

- pso.cypress.com/solutions
- PSOC 1 | PSOC 3 | PSOC 4 | PSOC 5LP

**Cypress Developer Community**

- Community | Forums | Blogs | Video | Training

**Technical Support**

- cypress.com/go/support

PSoC is a registered trademark and PSoC Creator is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2010-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.