AN93892 introduces Cypress’s latest CY27410 clock device that solves timing challenges of PCI Express interfacing. The device can generate eight differential and four single-ended clock outputs up to 700 MHz with sub-picosecond jitter. From a high-speed system design point of view, CY27410 simplifies the clock-buffering scheme, where a single clock source can be fanned out to multiple PCI Express inputs in multifunction module systems.

Introduction

Cypress’s latest generation four-PLL clock device CY27410 is ideal for PCI Express (PCIe)-based multifunction module systems. CY27410 can generate eight differential and four single-ended clock outputs at up to 700 MHz with sub-picosecond jitter.

The device's architecture is based on Cypress's proven S8™ technology, which integrates the frequency-synthesis capability of four low-jitter PLLs in a single IC. To maximize design flexibility, each of the eight differential pins can also be configured to eight LVCMOS clocks to support any signal format and I/O voltage.

From a high-speed system design point of view, this architecture simplifies the clock-buffering scheme, as multiple clock signals from a single IC can synchronously be applied to PCIe interfaces. This will replace the use of individual ICs like clock buffers, level translators, and crystal oscillators with a single device that can minimize cost, PCB area, and power consumption.

General features of CY27410: Configurable Frequencies, Voltages, and I/O Standards

CY27410 is mainly targeted for the application-specific devices like multifunction printer (MFP). ASIC or SoC modules of MFPs have built-in PCIe stack to simplify system design. A typical clocking interface of functional modules of an MFP is shown in Figure 1.

Here, multiple modules need multiple clocks in multiple formats, but synchronized with respect to the central clock-generation device. Each module’s clock requirement is satisfied by separate clock generators. This approach of clock sourcing requires several different parts, with significant impact on PCB area, BOM complexity, power budget, and cost.

Figure 1. Typical Multifunction Printer Module Driven by Multiple Clock Sources

Design with CY27410 will be a better solution for such complex system designs. In Figure 2, all individual clock sources shown in Figure 1 are replaced with a single CY27410 clock generator.
The CY27410 can easily meet mixed-format clocking requirements. It can provide eight independent differential (LVDS, LVPECL, HCSL, and CML) clocks, and four single ended (LVCMOS) clocks, all synthesized from a single crystal reference or externally supplied clock. The standalone jitter performance of this device is less than 1 ps and phase-noise bandwidth is 12 kHz to 20 MHz. In addition, there is independent choice of supply voltages (1.8 V, 2.5 V, and 3.3 V) with configurable output drivers for design flexibility. CY27410 supports PCIe-compliant spread-spectrum modulation for PCIe Gen 2.0 and 3.0 reference clock applications. The latest-generation PCIe specifications are listed in Table 1.

Table 1. Characteristics of PCIe Links

<table>
<thead>
<tr>
<th>PCIe Version</th>
<th>Nominal Bit Rate</th>
<th>Per Lane Data Throughput</th>
<th>Max Data Throughput (32 Lanes)</th>
<th>Year of Release</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>5.0 Gbps</td>
<td>1 Gbps</td>
<td>32 Gbps</td>
<td>2007</td>
</tr>
<tr>
<td>3.0</td>
<td>8.0 Gbps</td>
<td>2 Gbps</td>
<td>64 Gbps</td>
<td>2010</td>
</tr>
</tbody>
</table>

Various Sources of Clock Jitter

CY27410 is chosen to be suitable for PCIe-based systems as it meets the system-level PCIe jitter specifications. These system-level and the IC-level jitter specifications are listed in Table 2.

Table 2. Transmitter and Receiver Jitter Specifications for PCIe Applications

<table>
<thead>
<tr>
<th>System/Device</th>
<th>TX / RX Ref Freq</th>
<th>Spread-Spectrum</th>
<th>RMS Jitter Spec</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe 3.0</td>
<td>100 MHz</td>
<td>0.5 % (down spread)</td>
<td>1.0 ps</td>
</tr>
<tr>
<td>CY27410</td>
<td>100 MHz</td>
<td>0 to 0.5 % (down spread)</td>
<td>&lt; 1.0 ps</td>
</tr>
</tbody>
</table>

The jitter performance of any clock IC may largely get affected if the system design constraints are not properly followed. Typical noise sources of increased clock jitter are as follows:

- If the on-board voltage regulator is a Buck/Boost type of circuit, the switching frequency and its higher order harmonics typically introduce noise in the PCB, thereby adding noise on clock signal lines
- The Input-Output buffers of the interfaced ICs like DSP/FPGA/SoC may switch at a very high frequency. If the power supplies to the clock ICs are not properly isolated from the power supplies of the interfaced switching devices, it induces noise to the clock output
- If there is no proper shielding between two nearby clock lines, the mutual inductance between the two lines causes crosstalk, and thereby increases clock jitter.

Excessive clock jitter can potentially render the clock unsuitable for intended PCIe-based applications and has negative impact on system-jitter margins, or increase the bit error rate. Therefore, it is important for the system designers to follow proper design guidelines, and ensure proper board layout of power planes, ground planes, and high-speed signal lines.
HCSL I/O Standard

CY27410 supports the 100-MHz high-speed current steering logic (HCSL) output for the PCIe interface. HCSL is the differential-output standard with a current source, which is derived from an open-source transistor. This un-terminated current source, when terminated through an external 33-Ω series resistor (Rs) and a 50-Ω termination resistor (Rt) to ground, drives a current of 25 mA (see Figure 3).

An HCSL driver is a high-impedance output with quick switching times. The Rs resistors can be fine-tuned on the PCB to reduce overshoot and ringing. The HCSL driver of CY27410 provides the required switching speeds, and phase-noise performance that meets I/O standard requirements of PCIe applications.

Figure 3. HCSL Termination for Applications Where a Point-to-Point PCIe Connection Is Used

Spread-Spectrum Clock Source

High-speed clock generators are the sources of electromagnetic interference (EMI) that creates noise on other signal lines, thereby causing jitter. Therefore, CY27410 is enabled with a programmable spread-spectrum feature.

This spread-spectrum-enabled clocking is an important consideration for a PCIe clock source. In spread spectrum, the high-frequency clock is modulated by a low-frequency signal to spread out the radiated energy across a wide range of frequencies. This technique lowers the radiation from high-frequency lines driven by a spread-spectrum clock.

PCIe devices are specified to reliably transmit data using a reference clock with a specific spread-spectrum modulation rate of 30 to 33 kHz and modulation amplitude of 0 to -0.5%. CY27410 supports 30 kHz to 60 kHz modulation frequency, and 0.1% to 5% modulation amplitude.

In a PCIe application, each device must transmit data within a bit rate of ±300 ppm of each other. Therefore, the same reference clock must be supplied to both devices synchronously if spread-spectrum is enabled. See Table 3 for a summary of typical AC characteristics of CY27410 spread-spectrum clock output.

Table 3. AC Electrical Specification of Spread-Spectrum Enabled Clock Output of CY27410

<table>
<thead>
<tr>
<th>AC Characteristics</th>
<th>Conditions</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accuracy of average clock period</td>
<td>Measurement taken from differential waveform, Spread Spectrum enabled</td>
<td>-300 ppm to 2800 ppm</td>
</tr>
<tr>
<td>Absolute period</td>
<td>(0.5% down spread)</td>
<td>9.874 ns to 10.203 ns</td>
</tr>
<tr>
<td>Additive phase noise</td>
<td></td>
<td>0.4 ps (RMS)</td>
</tr>
</tbody>
</table>

PCIe Clocking Architectures

CY27410 supports all the three types of PCIe clocking architectures (Common Refclk, Separate Refclk, and Data Clocked Refclk). Figure 4 shows a block diagram of all the three architectures.

Figure 4. Clock Architectures for PCIe Interfacing
The **Common Reference clock** (Common Refclk) architecture is the most commonly used architecture that uses spread-spectrum clocking to reduce EMI. As this architecture requires, CY27410 clock source can be distributed to every PCIe device while keeping minimum skew between multiple clock outputs.

The **Data Clocked Reference clock** (Data Clocked Refclk) architecture is the simplest clock implementation because it requires only one clock source located at the transmitter. Here, receivers will simply extract the embedded clock from CY27410.

In the **Separate Reference clock architecture** (Separate Refclk), a different clock source is used at each end of the PCIe link. Both clock sources can still have a frequency accuracy of ±300 ppm because the PCIe standard allows for a total frequency deviation of 600 ppm between the transmitter and receiver. In this architecture, the frequency margin is very small to enable the spread-spectrum feature, but the use of a single CY27410 IC will allow tightly-controlled clock distribution over different devices.

**Conclusion**

The CY27410 provides a solution to PCIe 3.0 timing challenges. Its frequency flexibility, support for multiple frequency profiles, and unprecedented flexibility in output formats help system designers to avoid some of the common clock design pitfalls. It replaces the use of individual clock buffers, level translators, and crystal oscillators, thereby simplifying the design, minimizing BOM cost, and reducing PCB real estate.

**About the Author**

Name: Amitava Banerjee and Hiromu Takehara
Title: Applications Engineer Staff,
Background: Amitava Banerjee has Master’s degree in Electrical Engineering from I.I.T. Kharagpur, India.

Hiromu Takehara is system-level expert working with the Timing Solution Business Unit in Cypress Semiconductor.
Document History

Document Title: AN93892 - Solving PCI Express Timing Challenges with CY27410

Document Number: 001-93892

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>4663739</td>
<td>TAVA</td>
<td>02/18/2015</td>
<td>New Application Note</td>
</tr>
<tr>
<td>*A</td>
<td>5877259</td>
<td>AESATMP8</td>
<td>09/08/2017</td>
<td>Updated logo and Copyright.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

- ARM® Cortex® Microcontrollers: cypress.com/arm
- Automotive: cypress.com/automotive
- Clocks & Buffers: cypress.com/clocks
- Interface: cypress.com/interface
- Internet of Things: cypress.com/iot
- Memory: cypress.com/memory
- Microcontrollers: cypress.com/mcu
- PSoC: cypress.com/psoc
- Power Management ICs: cypress.com/pmic
- Touch Sensing: cypress.com/touch
- USB Controllers: cypress.com/usb
- Wireless Connectivity: cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoc 3 | PSoc 4 | PSoc 5LP | PSoc 6

Cypress Developer Community

Forums | WICED IoT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.