Using PSoC® 3 and PSoC 5LP IDACs to Build a Better VDAC

Author: Chris Keeser  
Associated Project: No  
Associated Part Family: CY8C3xxx, CY8C5xxx  
Related Application Notes: None

If you have a question, or need help with this application note, visit http://www.cypress.com/support

More code examples? We heard you.  
To access an ever-growing list of hundreds of PSoC code examples, please visit our code examples web page.  
You can also explore the PSoC 4 video library here.

This application note describes how to configure the PSoC® 3 and PSoC 5LP IDACs as a flexible analog source. It presents different approaches for using the IDACs in applications, and discusses the advantages and disadvantages of the topologies presented. This application note will: help you to understand compliance voltage and why it is important; explain how to generate an “any range” or “any ground” VDAC; describe an implementation for a multiplying VDAC; give details on how to build a rail-to-rail low-output impedance 9-bit VDAC from a single IDAC, an opamp, and a resistor; and provide information on how to build a current scaling circuit with an opamp and two resistors.

Voltage DACs Are Great, Current DACs Are Great; PSoC 3 and PSoC 5LP Have Both

Generating an analog signal from digital systems is often a vital part of system design. The generated analog signal can be used to control any number of aspects in a system. Digital-to-analog converter (DAC) requirements are as varied as the applications of which they are a part. Voltage DACs (VDACs) can be used to bias field effect transistors, provide sensor excitation signals, apply a known calibration voltage, generate waveforms, and control voltage operated circuits. Current DACs (IDACs) can be used to bias transistors, perform open circuit detection on long sensor loops, level shift signals, provide precise continuous LED brightness control, and charge or discharge capacitors in a controlled manner (super capacitors), to name a few applications.

Having an IDAC or VDAC provides great flexibility in your designs, but having both makes it possible to address specific design requirements with minimum extra hardware.

1 Know the Limitations of your IDAC

Let us say for your specific design you need a voltage output range of 0 to 200 mV. PSoC 3 and PSoC 5LP VDACs have two built-in ranges of 0 to 1.020 V and 0 to 4.080 V. Neither range is ideal because you want to have the full resolution over your 200 mV range. What do you do? Use an IDAC.

An IDAC and a resistor can generate any desired voltage range as long as you do not violate the compliance voltage of the IDAC. The compliance voltage describes the maximum/minimum voltage a practical current source can reach when attempting to source current and the minimum voltage it can reach when attempting to sink current.

In an ideal current source, the voltage at the output can vary from negative infinity to positive infinity ensuring the specified current flows through the load. This is difficult to achieve in reality, so there are limits on what can be accomplished. Figure 1 shows a simple current source. The voltage at the transistor’s base is kept one diode drop below the voltage at the emitter. The current flowing out of the base is kept at a fixed 10 µA because the base voltage is fixed. The transistors beta (current gain) amplifies the base current by a factor of 100, producing 1 mA at the collector, ignoring the negligible base current contribution.
The circuit shown in Figure 1 tries to source 1 mA from the collector into a load connected to the output, but there are limitations. Let us say that the voltage from the emitter to the collector must be greater than or equal to 0.7 V to maintain the current through the transistor. All other non-idealities of real transistors are ignored. As long as the load does not require more than 5 volts on the collector to consume 1 mA, this circuit will act as a current source. The collector voltage can move “up and down” as needed to source 1 mA. The compliance voltage of this current source is 0.7 V. If the load requires greater than 5 volts to consume 1 mA, (5.7 minus the compliance voltage of 0.7) the current source cannot provide 1 mA.

The compliance voltage for the PSoC 3 and PSoC 5LP devices are available in the device datasheet.

\[
R = \frac{V_{\text{max}}}{IDAC_{\text{range Max}}} \tag{1}
\]

2 “Any Range” VDAC from IDAC and Resistor

To generate the 0 to 200 mV range with an IDAC, implement the circuit shown in Figure 2.

The resistor is selected based on the maximum output voltage desired and the maximum current that can be sourced by the IDAC in its selected mode (see Equation 1). For example, if the 32 \(\mu\)A range is selected, you need a 200 mV/32 \(\mu\)A = 6.25 k\(\Omega\) resistor.

If you do not want your desired voltage to be affected by the load connected, make your drive circuit’s output impedance very low compared to the input impedance of the load. How low the output impedance needs to be is up to you, the circuit designer.

The Norton and Thevenin equivalent circuits are useful tools to determine the output impedance of a circuit. Using an IDAC as a VDAC lends itself well to analysis as a Norton circuit.

You can change the Norton equivalent circuit (current source in parallel with a resistor) into a Thevenin equivalent circuit (voltage source in series with a resistor) using the conversion in Figure 3. This allows to easily see the effective output impedance of the circuit.
This means that the “VDAC” has an equivalent output impedance of 6.25 kΩ. In some cases, this output impedance may be too high. If you increase the IDAC output range from 32 μA to 2.040 mA, the same 0 to 200 mV range will require a 98-Ω resistor, which reduces the output impedance by a factor of 64 (6.25 kΩ to 98 Ω).

Using this method to generate a voltage you can:

- Generate a voltage referenced to ground by sourcing current into a resistor connected to ground. Do not forget the compliance voltage.
- Generate a voltage referenced to the power rail (≤ Vdda) by sinking current from a resistor connected to the power rail. Do not forget the compliance voltage.
- Select any of the current ranges to suit your applications specific needs depending on:
  - Desired output impedance: a higher current means a lower output impedance for a given voltage range.
  - Desired power consumption: lower current ranges use less power for the same generated voltage.

3 Dynamic Voltage Range Adjustments

The ability to change the generated voltage range dynamically is valuable. If you set your midrange voltage from 0 to 500 mV by selecting the 255 μA current range and selecting a 1.96 kΩ conversion resistor, you can:

- Change the current range to 32 μA using the API and the output range changes to 0 to 62 mV
- Change the current range to 2.048 mA using the API and the output range changes to 0 to 4 V

A dynamic voltage range adjustment provides the ability to change the range of the voltage generated by factors of eight without changing the external hardware.

4 Multiplying VDAC

Tying an ‘open drain drives low’ GPIO pin to the IDAC output gives you the ability to pulse width modulate the output current through a resistor. See Figure 4 and Figure 5 for an example. If the modulated output is then buffered and low pass filtered, the output approximates a multiplying VDAC where the duty cycle of the PWM is one (input1) input and the IDAC is the other input (input2). The output will be input1 × input2.
5 “Any Range and Any Ground” VDAC from an IDAC, Resistor and Buffer

Perhaps you need a 65 mV range signal, but it needs to be referenced at 2.5 volts. Your 4 volt VDAC only gives you 16 mV per step, so your sensitive signal range only gets four steps around the 2.5 V range. A clever solution to this problem is to use an IDAC and resistor to generate the 65 mV voltage range, and then place the low side of the resistor to 2.5 volts. Figure 6 illustrates this using the 255 µA range and a 245-Ω resistor.

![Figure 6. Any Range and Any Ground VDAC](image)

The easiest way to generate 2.5 volts is to use a VDAC, but be aware, the VDAC output resistance is not 0Ω, and the circuit will not behave as desired. Refer to the datasheet for equivalent output resistance for the different VDAC modes. To solve this problem, buffer the new “VDAC ground” signal as shown in Figure 7.
Using PSoC® 3 and PSoC 5LP IDACs to Build a Better VDAC

Figure 7. Any Range and Any Ground Implementation

Furthermore, to ensure that the output signal has sufficiently low output impedance, buffer the output voltage as shown in Figure 8.

Figure 8. Any Range and Any Ground Implementation with Output Buffer

You can rearrange a few things, eliminate an opamp, and gain a few extra features in the process. Refer to Figure 9 for the updated topology.

Figure 9. Transimpedance Amplifier Implementation

The circuit in Figure 9 performs the same as the previous topology (any range, any ground, low output impedance). It saves an opamp, and the compliance voltage of the IDAC no longer has a significant impact on the output range. The IDAC sources current into the “negative input” of the opamp, which is kept at the same voltage as the output of the “ground” VDAC. Thus the desired output voltage no longer affects the IDACs ability to source current by cutting into its compliance range (as long as the ground voltage set by the VDAC does not violate the compliance voltage of the IDAC).

Remember that there is finite (non-zero) switch resistance from the IDAC output to the opamp input, which causes a minor voltage drop. However, the IDAC output can be kept within a few hundred millivolts of the VDAC setting (using proper IDAC current selection).
The polarity of the voltage will be opposite from the previous topologies, but that is easily solved by setting the direction of the IDAC to sourcing or sinking. There is no significant downside to choosing a smaller IDAC range in this topology, so internal voltage drop can be eliminated by using the 32 µA range. The output equation is shown in Equation 2. Voltage increases (+) on Vout if the IDAC direction is "sinking" and voltage decreases (−) on Vout if the IDAC direction is "sourcing".

$$V_{OUT} = V_{DAC} \pm I_{DAC} \cdot 245\Omega$$  

Equation 2

The output impedance of the circuit will be zero and the output voltage range can go as close to the rails as the opamp will allow.

If a non-standard analog ground is not required (a ground that needs to be generated by a VDAC), then the internal reference voltages can be used to set an analog ground. To see the circuit, refer to Figure 10. Because the voltage reference is driven into the high-impedance input of an opamp, it is not necessary to buffer the relatively weak reference voltages.

Figure 10. Transimpedance Amplifier VDAC Biased at VDDA/2

6 Rail-to-Rail 9-Bit VDAC with Low Output Impedance

The topology of the circuit in Figure 10 allows to turn an 8-bit IDAC, a resistor, and an opamp into a rail-to-rail, low-output impedance 9-bit VDAC. With a 5-V system as an example, use VDDA/2 as the voltage into the non-inverting terminal of the opamp shown in Figure 10. You can then select the 255 µA current range and choose a resistor that gave us half of our range (2.5 volts) at full scale on the IDAC (2.5 V / 255 µA = 9.8 kΩ). See Figure 11 for more information. Check the relevant datasheet specification to determine how close to the rails the opamp can go.

Figure 11. 9-Bit Voltage DAC Hardware
When the components are connected as shown in Figure 11, you can generate voltages from 0 to 5 volts by changing the direction of the IDAC. The direction can be changed through software or hardware, depending on the configuration. Table 1 gives a few examples to show how to reach the entire voltage range with this topology.

### Table 1. Voltage Output With Sinking and Sourcing IDAC into a VDDA/2 Biased TIA

<table>
<thead>
<tr>
<th>IDAC Current Setting</th>
<th>IDAC Direction</th>
<th>Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>255 µA</td>
<td>Sourcing</td>
<td>0</td>
</tr>
<tr>
<td>192 µA</td>
<td>Sourcing</td>
<td>0.618</td>
</tr>
<tr>
<td>128 µA</td>
<td>Sourcing</td>
<td>1.245</td>
</tr>
<tr>
<td>64 µA</td>
<td>Sourcing</td>
<td>1.872</td>
</tr>
<tr>
<td>0 µA</td>
<td>Sourcing/Sinking</td>
<td>2.5</td>
</tr>
<tr>
<td>64 µA</td>
<td>Sinking</td>
<td>3.127</td>
</tr>
<tr>
<td>128 µA</td>
<td>Sinking</td>
<td>3.754</td>
</tr>
<tr>
<td>192 µA</td>
<td>Sinking</td>
<td>4.382</td>
</tr>
<tr>
<td>255 µA</td>
<td>Sinking</td>
<td>5</td>
</tr>
</tbody>
</table>

Changing the IDAC direction allows you to turn an 8-bit IDAC into a 9-bit VDAC (255 steps above VDDA/2 and 255 steps below VDDA/2), with just an opamp and a resistor. Adding a capacitor in parallel with the resistor, as shown in Figure 12, provides a low pass filter on the output with a cutoff frequency set by Equation 3.

\[ f_c = \frac{1}{2\pi RC} \]  

Equation 3

To ensure the best accuracy, load the proper calibration values when the IDAC direction or range is switched. This can be done with software or DMA.

### 7 IDAC Current Multiplier

If you need a special IDAC range that the PSoC 3 and PSoC 5LP cannot reach with its three modes, then using an opamp and two resistors, make the current scaling circuit shown in Figure 13. Equation 4 governs the output current.

\[ I_{out} = I_{DAC} \times \frac{R_1}{R_2} \]  

Equation 4
In this circuit, the output current has the opposite polarity of the IDAC. Remember these design considerations:

- The ratio of the resistors sets the current scale. For example, if \( R_1 = 10 \, \text{k}\Omega \) and \( R_2 = 20 \, \text{k}\Omega \), the circuit will behave the same if \( R_1 = 1 \, \Omega \) and \( R_2 = 2 \, \Omega \).
  - If the resistors are large (greater than 1 k\( \Omega \)), then there is a significant voltage drop across them. Take care to ensure that the opamp has sufficient headroom to operate. However, large resistors are more tolerant of input offset voltage introducing error (as an offset current) into the current ratio.
  - If the resistors are small (less than 100 \( \Omega \)), then there is more headroom to operate, because the voltage drop across the resistors are small. However, the error introduced by the input offset voltage of the opamp will be more significant.

- The load connected to the output node determines the voltage that the circuit will operate at. Take care to ensure that the IDAC compliance voltage is not violated and that the opamp has sufficient headroom to operate.

8 Summary

This application note presents few of the many possible ways you can use the highly flexible IDACs in PSoC 3 and PSoC 5LP. With these versatile tools, you can create unique applications and uses that are simply not possible otherwise. PSoC Rocks!
# Document History

Document Title: AN60305 - Using PSoC® 3 and PSoC 5LP IDACs to Build a Better VDAC

Document Number: 001-60305

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>2897540</td>
<td>KEES</td>
<td>03/22/2010</td>
<td>New application note</td>
</tr>
<tr>
<td>*A</td>
<td>3095638</td>
<td>SDUR</td>
<td>11/26/2010</td>
<td>Changed title from ‘PSoC® 3 and 5 IDAC Tips and Tricks’ to ‘Using IDACs to Build a Better VDAC’.</td>
</tr>
<tr>
<td>*B</td>
<td>3182216</td>
<td>KEES</td>
<td>02/25/2011</td>
<td>Updated title to AN60305 - Using PSoC® 3 and PSoC 5 IDACS to Build a Better VDAC</td>
</tr>
<tr>
<td>*C</td>
<td>3936338</td>
<td>KEES</td>
<td>03/19/2013</td>
<td>Updated document title to read as “Using PSoC® 3 and PSoC 5LP IDACs to Build a Better VDAC - AN60305”. Replaced “PSoC 5” with “PSoC 5LP” in all instances across the document. Updated the document template.</td>
</tr>
<tr>
<td>*D</td>
<td>4328303</td>
<td>KEES</td>
<td>03/31/2014</td>
<td>Sunset ECN, no change</td>
</tr>
<tr>
<td>*E</td>
<td>4521050</td>
<td>KEES</td>
<td>10/08/2014</td>
<td>Fixed the template. Removed the About the Author section.</td>
</tr>
<tr>
<td>*F</td>
<td>5232333</td>
<td>SJLE</td>
<td>04/20/2016</td>
<td>Sunset ECN, no change for application note contents. Removed an obsolete e-mail link and then added a proper Cypress supporting web page. Updated the product related links – Added PSoC 4 and ARM® Cortex®</td>
</tr>
<tr>
<td>*G</td>
<td>5700131</td>
<td>AESATP12</td>
<td>04/20/2017</td>
<td>Updated logo and copyright.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

- ARM® Cortex® Microcontrollers: cypress/arm
- Automotive: cypress/automotive
- Clocks & Buffers: cypress/clocks
- Interface: cypress/interface
- Internet of Things: cypress/iot
- Memory: cypress/memory
- Microcontrollers: cypress/mcu
- PSoC: cypress/psoc
- Power Management ICs: cypress/pmic
- Touch Sensing: cypress/touch
- USB Controllers: cypress/usb
- Wireless Connectivity: cypress/wireless

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

PSoC® Solutions

- PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

- Forums | WICED IOT Forums | Projects | Videos | Blogs | Components

Technical Support

- cypress/support

© Cypress Semiconductor Corporation, 2010-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage (“Unintended Uses”). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.