

## Termination and Biasing of HOTLink II™ High-Speed Serial I/O

**Author: Cypress Semiconductor**

**Associated Project: No**

**Associated Part Family: HOTLink II**

**Software Version: N/A**

**Associated Application Notes: None**

AN1055 discusses high speed circuit termination techniques and the required DC-biasing for the serial drivers and receivers used in the HOTLink II™ device.

### Introduction

This application note is one of a series of design considerations for the use of the HOTLink II™ device. Its purpose is to aid in the design of circuits used to connect the serial high-speed inputs and outputs of the HOTLink II. It discusses high-speed circuit termination techniques and the required DC-biasing for the serial drivers and receivers used in the HOTLink II device.

### Background

The HOTLink II serial interfaces operate over the 200- to 1500-MBaud signaling rate range. The signaling on these serial interfaces is not simply rapidly changing logic levels, but genuine high-frequency RF signals. The use of high-speed design techniques is necessary to ensure the reliable transmission of information. Failure to understand and correctly implement high-speed techniques may increase signaling errors in the serial data path.

#### Differential Method Used

There are two common electrical methods to transmit data from a source to a destination. One method uses a “single-ended” signaling concept. Single-ended signaling makes use of two conductors between the transmitter and receiver: a dedicated signal-line to send the signal from transmitter to receiver, and a common ground return shared by many signals.

The other method uses a “differential” signaling concept. In differential signaling, true and complement forms of the signal are sent from the transmitter to the receiver. While this also uses two conductors between the transmitter and receiver, they now both carry active signals, and neither is shared with other signals. Note that differential signaling uses twice as many signal lines as single-ended signaling.

Differential signaling has a number of important advantages over single-ended signaling. One of these is the ability of the differential receiver to reject signal

components that are common to both lines. This ability is referred to as common-mode rejection. Since a differential receiver is only sensitive to the difference between its two inputs, and most of the noise that is picked up by the signal lines is common to both, the receiver becomes immune to most noise sources. With single-ended signaling, the external noise picked up by the signal-line cannot be completely separated from the true signal.

Because the differential signaling method rejects the common-mode noise signals, lower voltage levels can be used for reliable transmission of serial data versus those levels used by single-ended methods while maintaining the same signal to noise ratio. An additional benefit from the use of lower voltages in differential signaling is that this can reduce the power needs of the output drivers.

The HOTLink II provides pins for differential signaling on its high-speed serial inputs and outputs. However, the designer can use single-ended connections if the signal environment allows (this is not generally recommended). The use of single-ended or differential signaling depends on the specific noise conditions present in the system.


#### Impedance Definitions

To define the electrical properties of differential lines, various impedance definitions are used. These definitions are consequences of the fact that the signal interconnects used to link the serial outputs to serial inputs behave as transmission lines at these high frequencies; thus the surrounding electrical environment will influence the impedance of these transmission lines.

Refer to [Figure 1](#) for a pictorial representation of the various impedances. The resistors  $Z_a$  and  $Z_b$ , are a visual aid used in the understanding of the various impedance calculations. In actual practice, impedance is a complex quantity that would use a reactance value along with the

resistance to describe the impedance values. The two diagonal lines represent the differential signal lines, with the ground symbol indicating the presence of an RF ground around the signals. The terms Z Differential, Z Common mode, Z Odd mode, and Z Even mode in the following equations are used to describe various properties of the electrical model.

Figure 1. Balanced Transmission Line Mode



$$Z_{\text{Differential}} = Z_a \parallel (2 \cdot Z_b) \quad \text{Equation 1}$$

$$Z_{\text{Common mode}} = \left( \frac{2b}{2} \right) \quad \text{Equation 2}$$

$$Z_{\text{Odd mode}} = \left( \frac{Z_a}{2} \right) \parallel Z_b \quad (\text{for differential excitation}) \quad \text{Equation 3}$$

$$Z_{\text{Even mode}} = Z_b \quad (\text{for common excitation}) \quad \text{Equation 4}$$

Z Odd mode refers to the impedance of either conductor with respect to ground when the lines are driven from a differential source. Z Even mode is the impedance of either conductor to ground when the lines are driven from a common source.

Differential sources are defined as those where the changing signal levels on one line occur at the same time but with opposite amplitude values from that of the other line. Common sources are defined as those where the changing signal levels on one line occur at the same time and amplitude as that on the other line.


The use of these “modes” aids in the analysis and measurement of transmission line impedances. Measurements of Odd mode and Common mode impedance are fairly easy to perform with test equipment. When the odd and even mode values are known, then the actual Za and Zb components can be calculated from Equations 3 and Equation 4. This electrical model, based on Za and Zb values, provides a method to calculate the effect on signal levels due to the impedance values used.

The model shown in Figure 1 is just one possible method to describe the electrical properties of the signal path from the serial driver to the receiver, and is used for the remainder of this application note.

## Driver Circuit Description

Figure 2 represents the serial driver output circuit for the HOTLink II. As shown, the circuit is a differential amplifier stage. As implemented in the HOTLink II, the driver design uses current mode logic (CML). CML operates within the active region of the transistors, therefore they do not operate in cut-off when producing a logic one or saturate when producing a logic zero. This allows the driver switching-speed to be much faster than a driver that has to switch in and out of a saturated state. The input to the driver stage is applied to points A and B. Q1 and Q2 act as power drivers for the output. The output impedance of each driver is 50 Ω, which is established by the Rs resistors

Figure 2. CML Driver Schematic



Both driver outputs combine to provide a single differential output with Output A as the “true” output and B as the “complement.” When the impedance definitions from Figure 1 are used, the following values are tabulated:

### Driver Impedance Values

- Zb equals 50 Ω
- Za equals a high value (essentially infinite)
- Z Differential equals 100 Ω
- Z Common mode equals 25 Ω
- Z Odd mode equals 50 Ω
- Z Even mode equals 50 Ω

The true and complement output signals have a common DC value because of the CML driver construction. DC-blocking capacitors are therefore needed between each output driver and the external circuit to keep this voltage from appearing as a DC-offset on the signaling lines.

## Receiver Circuit Description

The serial line receiver for the HOTLink II is constructed using a high-impedance differential receiver. Using the notation from the impedance definitions, the  $R_b$  and  $R_a$  values for the receiver are both high and essentially infinite. Since the input impedance of the receiver is high, external components are needed to perform impedance matching to the external transmission line. Because the impedance matching uses external components, optimum matching to most transmission lines can be achieved.

Since the input signals to the receiver are differential, one signal has to be more positive than the other to produce a valid output signal. The receiver inputs are internally DC biased to  $V_{CC}/2$  to maximize the common mode rejection and operating range of the receiver. This biasing is provided internal to the HOTLink II line receiver. If the source signal has a significant DC-offset (relative to the biased receiver inputs) it can be isolated from the receiver through DC-blocking capacitors.

## Signal Transmission Circuit Design

When implementing an interface, the DC-blocking capacitors should be installed as close as possible to the output pins on the driver (or the input lines on the receiver). The reactance of the capacitors should be less than  $1\ \Omega$  at the lowest output frequency ( $\text{Signaling\_rate}/10$  for 8B/10B coded systems) and have a self-resonance greater than 3 times the highest frequency ( $\text{Signaling rate} * 1.5$  for 8B/10B coded systems).

## Single-Ended or Differential?

Differential signaling has many advantages over single-ended signaling as previously discussed. However, single-ended signaling can be used if the electrical environment allows for a sufficient signal-to-noise ratio. This would normally require fairly short signal traces and controlled cabling.

## Circuit Specifics for Single-Ended

To convert the differential drivers to single-ended operation, the true output driver is selected as the source and the complement output should be terminated into a  $50\ \Omega$  load, AC-coupled to ground. The true driver output should be AC-coupled to a transmission line with an Impedance equal to  $50\ \Omega$ . Note that for a single transmission line, there is only one impedance value,  $Z_b$ , and thus there is no need for using the  $Z_a$  and  $Z_b$  notation.

The serial transmission line should be terminated at the receiver with  $50\ \Omega$  equivalent impedance. While this could theoretically be done with a pair of  $100\ \Omega$  resistors (as an even equivalent), this should be avoided. The tolerance on the resistors will generally be such that a small DC-offset is created between the true and complement inputs. This offset will cause duty cycle distortion (DCD) of the received signal. It is best to terminate with a single  $50\ \Omega$  resistor directly to ground, followed by an AC-coupling capacitor to connect the signal to the line receiver true input. This allows the precision internal networks provide the DC restoration.

The connection must be made to the true input of the line receiver, or a signal inversion will occur. While one (or more) signal inversions are acceptable in NRZI coded data streams, they are not permitted in 8B/10B encoded data. The unused input, which should be left unconnected, will be at a  $V_{CC}/2$  potential because of the internal biasing resistors.

For all single-ended connections, DC-blocking capacitors are needed at both the driver and the receiver ends of the link.

## Circuit Specifics for Differential Signaling

For the differential connection, both the true and complement outputs of the driver are connected to the transmission line(s). For optimal matching, the transmission line differential impedance should be  $100\ \Omega$  ( $150\ \Omega$  is often used for Fibre Channel interfaces). The transmission media impedance values can be constructed using different combinations of  $Z_a$  and  $Z_b$  values to achieve the same value of  $Z$  Differential. For example, two isolated  $50\ \Omega$  coaxial cables and a closely coupled twin axial line can both achieve the same differential impedance. For the separate coax cables, the  $Z_b$  value is  $50\ \Omega$  and the  $Z_a$  value is infinite. For a twin axial line (balanced cable),  $Z_b$  and  $Z_a$  will have finite values which when combined give a differential value of  $100\ \Omega$ .

The best impedance management method is to maintain the same  $Z_b$  and  $Z_a$  values for as much of the transmission path as possible, due to the difficult task of switching  $Z_a$  and  $Z_b$  values while trying to maintaining a constant differential value along the transmission path. Keeping the  $Z_a$  and  $Z_b$  values constant presents uniform load impedance to the differential driver.

For the HOTLink II serial driver, the  $Z_b$  value is  $50\ \Omega$  and the  $Z_a$  value is very high (or infinite), thus providing a  $Z$  differential value of  $100\ \Omega$ . For optimal matching, the transmission media's differential impedance should have a  $100\ \Omega$  value. If the  $Z_a$  and  $Z_b$  values are different than the serial driver, then the impedance change should occur as close as possible to the driver and the DC-blocking capacitors. The same  $Z_a$  and  $Z_b$  relationship should then be maintained along the length of the path.

To allow for operation with different impedance cable, the HOTLink II Serial Receiver uses external termination. This allows the  $Z_a$  and  $Z_b$  values to be matched to the impedance of the actual transmission media. The terminating resistor (or resistors) along with the DC-blocking capacitors (if used) should be located as close as possible to the receiver input pins.

By matching the differential impedance from the source to the receiver, signal reflections will be minimized, and the transmitted waveform shape (not including dispersion effects) is maintained from source to receiver. By maintaining the shape of the transmitted signal, the potential for signaling errors in the serial links is minimized.

## Summary

This Application Note helps in the design of circuits used to connect the serial high-speed inputs and outputs of the HOTLink II. With proper guidelines followed as per the document, the customer can properly terminate and bias these circuits.

## Document History

**Document Title:** AN1055 - Termination and Biasing of HOTLink II™ High-Speed Serial I/O

**Document Number:** 001-27899

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1467003	SAAC	09/20/2007	New spec.
*A	3380171	SAAC	09/30/2011	Converted from FrameMaker to Word Template Update Added Abstract and Summary
*B	4546115	YLIU	10/20/2014	Sunset Review Updated template
*C	5881107	AESATMP8	09/12/2017	Updated logo and Copyright.

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2007-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spanion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.