

AN108

Migrating from FM18L08 to FM28V020

Author: Girija Chougala

Associated Project: No

Associated Part Family: FM18L08, FM28V020

Software Version: None

Related Documents: For a complete list, [click here](#)

AN108 discusses the key differences that need to be considered when migrating from FM18L08 to FM28V020. FM18L08 is now obsolete and this application note explains how FM28V020 is a replacement for FM18L08.

Introduction

FM28V020, a 256-Kbit parallel F-RAM™, is a replacement device for FM18L08, which is now obsolete. For most designs, the FM28V020 device can be considered equivalent or better than the FM18L08. The two devices are identical in terms of pinout, package composition and dimensions, and read/write functionality. The FM28V020 also incorporates a page-mode feature that allows read/write operations up to 25 MHz. This application note discusses the key differences between the two devices that need to be considered when migrating from FM18L08 to FM28V020.

Drop-In Replacement or Not?

From a software point of view, the two devices are identical. From a hardware point of view, the key difference between the two devices is the FM28V020's higher standby current. The FM28V020 adds more features like operation down to 2.0 V, page-mode, and lower active current. The page mode feature could present an issue in systems that change the address in the middle of an access. [Figure 1](#) gives the timing diagram. [Table 1](#) shows the compatibility chart of FM18L08 and FM28V020. For a detailed comparison, see [Table 3](#).


Table 1. Compatibility chart

FM18L08 Feature or Spec	Is FM28V020 compatible?
Package	Yes
Pinout	Yes
Temperature Range	Yes
Operating Voltage	Yes
Operating Current	Yes
Standby Current	No
Read / Write Function	Yes
Timing / Frequency	Yes ^[1]
Data Retention	Refer to Table 3
Endurance	Yes

Note:

1. Assumes that the address is held throughout a read cycle and \overline{OE} is not in the critical path.

Figure 1. Difference in Response to Address Change (Read Cycle)



Note:

2. t_{AAP} is the page mode address access time. FM18L08 does not have page mode feature.

Ordering Part Numbers

Table 2 gives the recommended FM28V020 ordering part numbers that correspond to the now obsolete FM18L08 ordering part numbers.

Table 2. Recommended Ordering Part Numbers for Migration

FM18L08		FM28V020	
Ordering Part Number	Status	Ordering Part Number	Status
FM18L08-SG	Obsolete	FM28V020-SG	In production
FM18L08-SGTR		FM28V020-SGTR	
FM18L08-TG		FM28V020-TG	
FM18L08-TGTR		FM28V020-TGTR	

Comparison of FM18L08 and FM28V020

Table 3 gives a detailed comparison of the two devices.

Table 3. Detailed Comparison

	FM18L08	FM28V020	Comments
Package Types	-SG, -PG, -TG	-SG, -TG	Identical "Green" SOIC and TSOP package. "Green" DIP package is not offered in FM28V020.
Package Outlines	SOIC-28, DIP-28, TSOP-32	SOIC-28, TSOP-32	Identical SOIC and TSOP outline and board footprint. DIP package is not offered in FM28V020.
Pinout	-	-	Identical
Temperature Range	-40 °C to +85 °C	-40 °C to +85 °C	Identical
Operating Voltage Range	3.0 V to 3.65 V	2.0 V to 3.6 V	FM28V020 allows operation down to 2 V
Active Supply Current (I _{DD})	15 mA	8 mA	FM28V020 offers lower active current
Standby Current (CMOS)	15 µA	150 µA	FM28V020 has higher Standby Current
Standby Current (TTL)	400 µA	Not Specified	
Access Time	70 ns	70 ns	Identical
Cycle Time	140 ns	140 ns	Identical
Read / Write Function	-	-	Identical Read / Write function, Identical addressing
Address Hold Time (t _{AH})	15 ns	70 ns	FM28V020 requires a longer address hold time to avoid page mode access. Most systems will hold the address stable throughout the entire cycle but this is a timing parameter to check.
Output Enable Access Time (t _{oE})	10 ns	20 ns	In most system designs, \overline{OE} is not in the critical path but this is a parameter to check
Data Retention	45 years (+85 °C)	10 years (+85 °C) 38 years (+75 °C) 151 years (+65 °C)	Data retention is lower
Endurance (Write/Read Cycles)	Unlimited	1E+14	FM28V020's endurance is large enough to be considered as unlimited for all practical applications. For a 256-byte loop, at 200 ns cycle time FM28V020's endurance is 182 years.

	FM18L08	FM28V020	Comments
V_{DD} Power-Up Ramp Rate (t_{VR})	-	50 μ s / V	Power-up ramp rate should be slower than 50 μ s / V for FM28V020
V_{DD} Power-Down Ramp Rate (t_{VF})	-	100 μ s / V	Power-down ramp rate should be slower than 100 μ s / V for FM28V020
Power-Up to First Access (t_{PU})	1 μ s	250 μ s	FM28V020 slower to first access
Chip Enable Active Time Max (t_{CA})	2000 ns	-	FM28V020 has no restrictions
\overline{CE} pulsed every access	Yes	-	FM28V020 responds to address changes while \overline{CE} is low
Page Mode Access (t_{AAP})	-	Yes	FM28V020 in-page accesses up to 25 MHz

Critical Considerations

You should consider all the parameter differences mentioned in [Table 3](#) during the migration to FM28V020. This section discusses the critical differences. System designers should also review the [datasheet](#) when migrating to the new part.

Page Mode Access

The FM28V020 supports page mode access while the FM18L08 doesn't. This could pose an issue in systems that change the address in the middle of an access. In such systems, when FM18L08 is replaced by FM28V020, the output data could change in the middle of an access. System designers should consider this during migration.

Address Hold Time (t_{AH})

The FM28V020 requires a longer address hold time to avoid page mode access. It is 70 ns in FM28V020 compared to 15 ns in FM18L08. Most systems will hold the address stable throughout the entire cycle but this timing parameter should be considered during migration.

Output Enable Access Time (t_{OE})

The output enable access time is higher in FM28V020. It is 20 ns in FM28V020 compared to 10 ns in FM18L08. In most system designs, \overline{OE} is not in the critical path but this parameter should be considered during migration.

V_{DD} Ramp Rate

V_{DD} power-up and power-down ramp rate specifications are added in FM28V020 device. Ensure that the power-up ramp rate is slower than 50 μ s / V and power-down ramp rate is slower than 100 μ s / V in your system.

Power-Up to First Access

Power-up to first access specification is slower in FM28V020 device. Ensure that the FM28V020 device is accessed only after 250 μ s from power-up.

Summary

AN108 discussed the differences between FM18L08 and FM28V020 that need to be considered during migration to the FM28V020.

Related Documents

Datasheet

[FM28V020: 256-Kbit \(32 K \$\times\$ 8\) F-RAM Memory datasheet](#)

Document History

Document Title: Migrating from FM18L08 to FM28V020 - AN108

Document Number: 001-86810

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3944550	GVCH	03/26/2013	New Spec
*A	4280097	MEDU	03/05/2014	<p>Updated to Cypress Template</p> <p>Updated Active Supply Current for FM28V020 from "12 mA @ 90ns cycle" to "8 mA @ 140 ns cycle"</p> <p>Updated Access Time for FM28V020 from 60 ns to 70 ns</p> <p>Updated Cycle Time for FM28V020 from 90 ns to 140 ns</p> <p>Updated "Address Hold Time" for FM28V020 from 60 ns to 70 ns</p> <p>Updated "Output Enable Access Time" for FM28V020 from 15 ns to 20 ns</p> <p>Added data retention spec to FM28V020 at 85 °C</p> <p>Added Standby Current (TTL) spec in</p>
*B	4498657	GVCH	09/25/2014	<p>Changed title from "Differences between FM18L08 and FM28V020" to "Migrating from FM18L08 to FM28V020."</p> <p>Updated abstract.</p> <p>Added "Ordering Part Numbers" section.</p> <p>Added title for Table 3.</p> <p>Added "Related Documents" section.</p>

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/usb
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

PSoC is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor Phone : 408-943-2600
198 Champion Court Fax : 408-943-4730
San Jose, CA 95134-1709 Website : www.cypress.com

© Cypress Semiconductor Corporation, 2013-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.