


# I<sup>2</sup>C Master/Multi-Master/Slave

3.0

## Features

- Industry-standard NXP<sup>®</sup> I<sup>2</sup>C bus interface
- Supports Slave, Master, Multi-Master and Multi-Master-Slave operation
- Only two pins (SDA and SCL) required to interface to I<sup>2</sup>C bus
- Standard data rates of 100/400/1000 kbps supported
- High-level APIs require minimal user programming



## General Description


The I<sup>2</sup>C component supports I<sup>2</sup>C Slave, Master, and Multi-Master configurations. The I<sup>2</sup>C bus is an industry-standard, two-wire hardware interface developed by Philips. The master initiates all communication on the I<sup>2</sup>C bus and supplies the clock for all slave devices.

The I<sup>2</sup>C component supports standard clock speeds up to 1000 kbps. The I<sup>2</sup>C component is compatible with other third-party slave and master devices.

**Note** This version of the component datasheet covers both the fixed hardware I<sup>2</sup>C block and the UDB version.

## When to Use an I<sup>2</sup>C Component

The I<sup>2</sup>C component is an ideal solution when networking multiple devices on a single board or small system. The system can be designed with a single master and multiple slaves, multiple masters, or a combination of masters and slaves.



## Input/Output Connections

This section describes the various input and output connections for the I<sup>2</sup>C component. An asterisk (\*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

### sda – In/Out

Serial data (SDA) is the I<sup>2</sup>C data signal. It is a bidirectional data signal used to transmit or receive all bus data. The pin connected to sda should be configured as Open-Drain-Drives-Low.

### scl – In/Out

Serial clock (SCL) is the master-generated I<sup>2</sup>C clock. Although the slave never generates the clock signal, it may hold the clock low, stalling the bus until it is ready to send data or ACK/NAK<sup>1</sup> the latest data or address. The pin connected to scl should be configured as Open-Drain-Drives-Low.

### clock – Input \*

The clock input is available when the **Implementation** parameter is set to **UDB**. The UDB version needs a clock to provide 16 times oversampling.

Bus	Clock
50 kbps	800 kHz
100 kbps	1.6 MHz
400 kbps	6.4 MHz
1000 kbps	16 MHz

### reset – Input \*

The reset input is available when the **Implementation** parameter is set to **UDB**. If the reset pin is held to logic high, the I<sup>2</sup>C block is held in reset, and communication over I<sup>2</sup>C stops. This is a hardware reset only. Software must be independently reset using the I2C\_Stop() and I2C\_Start() APIs. The reset input may be left floating with no external connection. If nothing is connected to the reset line, the component will assign it a constant logic 0.


---

<sup>1</sup> NAK is an abbreviation for negative acknowledgment or not acknowledged. I<sup>2</sup>C documents commonly use NACK while the rest of the networking world uses NAK. They mean the same thing.


## Schematic Macro Information

By default, the PSoC Creator Component Catalog contains four Schematic Macro implementations for the I<sup>2</sup>C component. These macros contain already connected and configured pins and provide a clock source, as needed. The Schematic Macros use I<sup>2</sup>C Slave and Master components, configured for fixed-function and UDB hardware, as shown below.


**Fixed-Function I<sup>2</sup>C Slave with Pins**




**Fixed-Function I<sup>2</sup>C Master Pins**



**UDB I<sup>2</sup>C Slave with Clock and Pins**



**UDB I<sup>2</sup>C Master with Clock and Pins**



## Component Parameters

Drag an I<sup>2</sup>C component onto your design and double click it to open the **Configure** dialog.

The I<sup>2</sup>C component provides the following parameters.

### Mode

This option determines what modes are supported, Slave, Master, Multi-Master, or Multi-Master-Slave.

Mode	Description
Slave	Slave only operation (default).
Master	Master only operation.
Multi-Master	Supports more than one master on the bus.
Multi-Master-Slave	Simultaneous slave and multi-master operation.

## Data Rate

This parameter is used to set the I<sup>2</sup>C data rate value up to 1000 kbps; the actual speed may differ based on available clock speed and divider range. The standard data rates<sup>2</sup> are 50, 100 (default), 400, and 1000 kbps. If **Implementation** is set to **UDB** and the **UDB Clock Source** parameter is set to **External Clock**, the **Data Rate** parameter is ignored; the 16x input clock determines the data rate.

## Slave Address

This is the I<sup>2</sup>C address that will be recognized by the slave. If slave operation is not selected, this parameter is ignored. A slave address between 0 and 127 (0x00 and 0x7F) may be selected; the default is 4. This address is the 7-bit right-justified slave address and does not include the R/W bit. The value may be entered as decimal or hexadecimal; for hexadecimal numbers type '0x' before the address. If a 10-bit slave address is required, you must use software address decoding and provide decode support for the second byte of the 10-bit address in the ISR.

## Implementation

This option determines how the I<sup>2</sup>C hardware is implemented on the device.

Implementation	Description
Fixed Function	Use the fixed-function block on the device (default).
UDB	Implement the I <sup>2</sup> C in the UDB array.

## Address Decode

This parameter allows you to choose between software and hardware address decoding. For most applications where the provided APIs are sufficient and only one slave address is required, hardware address decoding is preferred. In applications where you prefer to modify the source code to provide detection of multiple slave addresses, you must use software address detection. **Hardware** is the default. If hardware address decode is enabled, the block automatically NAKs addresses that are not its own without CPU intervention. It automatically interrupts the CPU on correct address reception, and holds the SCL line low until CPU intervention.

## Pins

This parameter determines which type of pins to use for SDA and SCL signal connections. There are three possible values: **Any**, **I2C0**, and **I2C1**. The default is **Any**.

**Any** means general-purpose I/O (GPIO or SIO). If **Enable wakeup from Sleep Mode** is not required, **Any** should be used for SDA and SCL. If **Enable wakeup from Sleep Mode** is

<sup>2</sup> Fixed-Function implementation supports only standard data rates 50, 100 or 400 kbps for PSoC 3 ES2 and PSoC 5 devices. The UDB-based implementation should be used instead for different data rates up to 1000 kbps.



required, **I2C0** or **I2C1** must be used; using either **I2C0** or **I2C1** allows you to configure the device for wakeup on I<sup>2</sup>C address match.

The I<sup>2</sup>C component does not check the correct pin assignments.

Value	Pins
Any	Any GPIO or SIO pins through schematic routing
I2C0	SCL = SIO pin P12[4], SDA = SIO pin P12[5]
I2C1	SCL = SIO pin P12[0], SDA = SIO pin P12[1]

## Enable wakeup from Sleep Mode

This option allows the system to be awakened from sleep when an address match occurs. This option is only valid if **Address Decode** is set to **Hardware** and the SDA and SCL signals are connected to SIO pins (**I2C0** or **I2C1**). The option is disabled by default. This option is not supported by the PSoC 3 ES2 and PSoC 5 devices.

You must enable the possibility for the I<sup>2</sup>C to wake up the device on slave address match while switching to the sleep mode. You can do this by calling the I2C\_Sleep() API; also refer to the [Wakeup on Hardware Address Match](#) section and to the “Power Management APIs” section of the *System Reference Guide*.

## UDB Clock Source

This parameter allows you to choose between an internally configured clock and an externally configured clock for data rate generation. When set to **Internal Clock**, the required clock frequency is calculated and configured by PSoC Creator based on the **Data Rate** parameter and taking into account 16 times oversampling. In **External Clock** mode the component does not control the data rate but displays the actual data rate based on the user-connected clock source. If this parameter is set to **Internal Clock** then the clock input is not visible on the symbol.

You can enter the desired tolerance values for the internal clock. Clock tolerances are specified as a percentage. The default range for Slave mode is **-5% to +50%**. The clock can be fast in this mode. For the remaining modes, the default range is **-25% to +5%**. Again the master can be slow. At the maximum data rate (1000 kbps), the clock should be equal or slower, but not higher than expected. This could cause unexpected behavior.

## Enable UDB Slave Fixed Placement

This parameter allows you to choose a fixed component placement that improves the component performance over unconstrained placement. If this parameter is set, all of the component resources are fixed in the top right corner of the device. This parameter controls the assignment of pins connected to the component. The choice of pin assignment is not a determining factor for component performance. This option is only valid if **Mode** is set to **Slave** and **Implementation** is set to **UDB**. This option is disabled by default.



The fixed placement aspect of the component removes the variability that is accounted for with the “Maximum with All Routing” case (see [DC and AC Electrical Characteristics \(UDB Implementation\)](#) for details). It also allows the fixed placement to continue to operate the same as a non-fixed placed design would in a fairly empty design.

## Clock Selection

When the internal clock configuration is selected, PSoC Creator calculates the needed frequency and clock source and generates the resource for implementation. Otherwise, you must supply the clock component and calculate the required clock frequency. That frequency is 16x the desired data rate available. For example, a 1.6-MHz clock is required for 100-kHz data rate.

The fixed-function block uses BUS\_CLK, which is calculated by the customizer divider to archive the 16/32 oversampling rate (50-kHz oversampling rate is 32, all other rates are 16).

**Note** Look at Errata Item 49. I<sup>2</sup>C Clocking to provide desired clock for the I<sup>2</sup>C fixed-function block on early silicon versions.

## Resources

The following configuration settings were used to generate the resource usage information: (1) **Address Decode** set to **Software**; (2) **Enable wakeup from Sleep Mode** deselected; **UDB Clock Source** set to **External Clock**.

The fixed I<sup>2</sup>C block is used for fixed-function implementation.

Mode	Resource Type	API Memory (Bytes)		Pins (per External I/O)
	I <sup>2</sup> C Fixed Blocks	Flash	RAM	
Slave	1	916	22	2
Master	1	1737	20	2
Multi-Master	1	1889	20	2
Multi-Master-Slave	1	2550	34	2



For UDB implementation, see the following table.

Mode	Resource Type				API Memory (Bytes)		Pins (per External I/O)
	Datapaths	PLDs	Status Cells	Control/ Count7 Cells	Flash	RAM	
Slave	1	12	1	2	962	18	4
Master	2	14	1	1	1834	17	4
Multi-Master	2	18	1	1	2007	17	4
Multi-Master-Slave	2	32	1	2	2754	30	4

## Application Programming Interface

Application Programming Interface (API) routines allow you to configure the component during runtime. The following table lists and describes the interface to each function. The subsequent sections cover each function in more detail.

By default, PSoC Creator assigns the instance name “I2C\_1” to the first instance of a component in a given design. You can rename the instance to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following table is “I2C.”

All API functions assume that data direction is from the perspective of the I<sup>2</sup>C master. A write event occurs when data is written from the master to the slave. A read event occurs when the master reads data from the slave.

## Generic Functions

This section includes the functions that are generic to I<sup>2</sup>C slave or master operation.

Function	Description
I2C_Start()	Initializes and enables I <sup>2</sup> C component. The I <sup>2</sup> C interrupt is enabled, I <sup>2</sup> C traffic can be responded to.
I2C_Stop()	Stops responding to I <sup>2</sup> C traffic (disables I <sup>2</sup> C interrupt).
I2C_EnableInt()	Enables interrupt, which is required for most I <sup>2</sup> C operations.
I2C_DisableInt()	Disables interrupt. The I2C_Stop() API does this automatically.
I2C_Sleep()	Stops I <sup>2</sup> C operation and saves I <sup>2</sup> C nonretention configuration registers (disables interrupt). Prepares wake on address match operation If Wakeup from Sleep Mode is enabled (disables I <sup>2</sup> C interrupt).
I2C_Wakeup()	Restores I <sup>2</sup> C nonretention configuration registers and enables I <sup>2</sup> C operation (enables I <sup>2</sup> C interrupt).





Function	Description
I2C_Init()	Initializes I <sup>2</sup> C registers with initial values provided from customizer.
I2C_Enable()	Activates I <sup>2</sup> C hardware and begins component operation.
I2C_SaveConfig()	Saves I <sup>2</sup> C nonretention configuration registers (disables I <sup>2</sup> C interrupt).
I2C_RestoreConfig()	Restores I <sup>2</sup> C nonretention configuration registers saved by I2C_SaveConfig() or I2C_Sleep() (enables I <sup>2</sup> C interrupt).

## Global Variables

Knowledge of these variables is not required for normal operations.

Variable	Description
I2C_initVar	I2C_initVar indicates whether the I <sup>2</sup> C component has been initialized. The variable is initialized to 0 and set to 1 the first time I2C_Start() is called. This allows the component to restart without reinitialization after the first call to the I2C_Start() routine.  If reinitialization of the component is required, then the I2C_Init() function can be called before the I2C_Start() or I2C_Enable() function.
I2C_state	Current state of I <sup>2</sup> C state machine.
I2C_mstrStatus	Current status of I <sup>2</sup> C master.
I2C_mstrControl	Controls master end of transaction with or without generating a stop.
I2C_mstrRdBufPtr	Pointer to master read buffer.
I2C_mstrRdBufSize	Size of master read buffer.
I2C_mstrRdBufIndex	Current index within master read buffer.
I2C_mstrWrBufPtr	Pointer to master write buffer.
I2C_mstrWrBufSize	Size of master write buffer.
I2C_mstrWrBufIndex	Current index within master write buffer.
I2C_slStatus	Current status of I <sup>2</sup> C slave.
I2C_slAddress	Software address of I <sup>2</sup> C slave.
I2C_slRdBufPtr	Pointer to slave read buffer.
I2C_slRdBufSize	Size of slave read buffer.
I2C_slRdBufIndex	Current index within slave read buffer.
I2C_slWrBufPtr	Pointer to slave write buffer.
I2C_slWrBufSize	Size of slave write buffer.
I2C_slWrBufIndex	Current index within slave write buffer.



## Generic Functions

### void I2C\_Start(void)

- Description:** This is the preferred method to begin component operation. I2C\_Start() calls the I2C\_Init() function, and then calls the I2C\_Enable() function. I2C\_Start() must be called before I<sup>2</sup>C bus operation.
- This API enables the I<sup>2</sup>C interrupt. Interrupts are required for most I<sup>2</sup>C operations.
- The I<sup>2</sup>C Slave buffers must be set up before this function call to avoid reading or writing partial data while buffers set up.
- I<sup>2</sup>C Slave behavior is as follows when enabled and buffers are not set up:
- I<sup>2</sup>C Read transfer – Returns 0xFF until the read buffer is set up. Use function I2C\_SlaveInitReadBuf() to set up read buffer;
- I<sup>2</sup>C Write transfer – Send NAK because there is no place to store received data up. Use function I2C\_SlaveInitWriteBuf() to set up read buffer;
- Parameters:** None
- Return Value:** None
- Side Effects:** None

### void I2C\_Stop(void)

- Description:** Disables I<sup>2</sup>C hardware and interrupt.
- FF implementation (**Production PSoC 3 only**): Releases the I<sup>2</sup>C bus if it was locked up by device and sets it to the idle state.
- UDB implementation: Releases the I<sup>2</sup>C bus if it was locked up by the device and sets it to the idle state.
- Parameters:** None
- Return Value:** None
- Side Effects:** None

### void I2C\_EnableInt(void)

- Description:** Enables I<sup>2</sup>C interrupt. Interrupts are required for most operations.
- Parameters:** None
- Return Value:** None
- Side Effects:** None



**void I2C\_DisableInt(void)**

- Description:** Disables I<sup>2</sup>C interrupt. This function is not normally required because the I2C\_Stop() function disables the interrupt.
- Parameters:** None
- Return Value:** None
- Side Effects:** If the I<sup>2</sup>C interrupt is disabled while the I<sup>2</sup>C is still running, it may cause the I<sup>2</sup>C bus to lock up.

**void I2C\_Sleep(void)**

- Description:** This is the preferred API to prepare the component for sleep. The I<sup>2</sup>C interrupt is disabled after function call.
- Wake up on address match enabled:** If a transaction intended for this device executes during this API call, it waits until the current transaction is completed. All subsequent I<sup>2</sup>C traffic intended for this device is NAKed until the device is put to sleep. The address match event wakes up the chip.
- Wake up on address match disabled:** This API checks current I<sup>2</sup>C component state, saves it, and disables the component by calling I2C\_Stop() if it is currently enabled. I2C\_SaveConfig() is then called to save the I<sup>2</sup>C nonretention configuration registers. Call the I2C\_Sleep() function before calling the CyPmSleep() or the CyPmHibernate() function. Refer to the PSoC Creator *System Reference Guide* for more information about power-management functions.
- Parameters:** None
- Return Value:** None
- Side Effects:** None

**void I2C\_Wakeup(void)**

- Description:** This is the preferred API to restore the component to the state when I2C\_Sleep() was last called. The I<sup>2</sup>C interrupt is enabled after function call.
- Wake up on address match enabled:** This API enables I<sup>2</sup>C master functionality if it was enabled before sleep, and disables the I<sup>2</sup>C backup regulator. The incoming transaction continues as soon as the I<sup>2</sup>C interrupt is enabled.
- Wake up on address match disabled:** This API restores the I<sup>2</sup>C nonretention configuration registers by calling I2C\_RestoreConfig(). If the component was enabled before the I2C\_Sleep() function was called, I2C\_Wakeup() re-enables it.
- Parameters:** None
- Return Value:** None
- Side Effects:** Calling the I2C\_Wakeup() function without first calling the I2C\_Sleep() or I2C\_SaveConfig() function may produce unexpected behavior.



**void I2C\_Init(void)**

- Description:** Initializes or restores the component according to the customizer Configure dialog settings. It is not necessary to call I2C\_Init() because the I2C\_Start() API calls this function, which is the preferred method to begin component operation.
- Parameters:** None
- Return Value:** None
- Side Effects:** All registers will be set to values according to the customizer Configure dialog.

**void I2C\_Enable(void)**

- Description:** Activates the hardware and begins component operation. It is not necessary to call I2C\_Enable() because the I2C\_Start() API calls this function, which is the preferred method to begin component operation. If this API is called, I2C\_Start() or I2C\_Init() must be called first.
- Parameters:** None
- Return Value:** None
- Side Effects:** None

**void I2C\_SaveConfig(void)**

- Description:** This function saves the I<sup>2</sup>C component nonretention configuration registers and disables I<sup>2</sup>C interrupt
- Wakeup on address match enabled:** This API disables the I<sup>2</sup>C master, if it was enabled before, and enables the I<sup>2</sup>C backup regulator. If a transaction intended for this device executes during this API call, it waits until the current transaction is completed and I<sup>2</sup>C is ready to go to sleep. All subsequent I<sup>2</sup>C traffic is NAKed until the device is put to sleep.
- Wakeup on address match disabled:** Refer to main description above.
- Disabling the I<sup>2</sup>C interrupt does not depend on whether wakeup on address match is enabled or disabled.
- Parameters:** None
- Return Value:** None
- Side Effects:** None



**void I2C\_RestoreConfig(void)**

- Description:** This function restores the I<sup>2</sup>C component nonretention configuration registers, to the state they were in before I2C\_Sleep() or I2C\_SaveConfig() was called. Enables I<sup>2</sup>C interrupt.
- Wakeup on address match enabled:** This API enables I<sup>2</sup>C master functionality, if it was enabled before, and disables the I<sup>2</sup>C backup regulator.
- Wakeup on address match disabled:** Refer to main description above.
- Enabling the I<sup>2</sup>C interrupt does not depend on whether wakeup on address match is enabled or disabled.
- Parameters:** None
- Return Value:** None
- Side Effects:** Calling this function without first calling the I2C\_Sleep() or I2C\_SaveConfig() function may produce unexpected behavior.

**Slave Functions**

This section lists the functions that are used for I<sup>2</sup>C slave operation. These functions are available if slave operation is enabled.

Function	Description
I2C_SlaveStatus()	Returns slave status flags.
I2C_SlaveClearReadStatus()	Returns read status flags and clears slave read status flags.
I2C_SlaveClearWriteStatus()	Returns the write status and clears the slave write status flags.
I2C_SlaveSetAddress()	Sets slave address, a value between 0 and 127 (0x00 to 0x7F).
I2C_SlaveInitReadBuf()	Sets up the slave receive data buffer. (master <- slave)
I2C_SlaveInitWriteBuf()	Sets up the slave write buffer. (master -> slave)
I2C_SlaveGetReadBufSize()	Returns the number of bytes read by the master since the buffer was reset.
I2C_SlaveGetWriteBufSize()	Returns the number of bytes written by the master since the buffer was reset.
I2C_SlaveClearReadBuf()	Resets the read buffer counter to zero.
I2C_SlaveClearWriteBuf()	Resets the write buffer counter to zero.



**uint8 I2C\_SlaveStatus(void)**

**Description:** Returns the slave's communication status.

**Parameters:** None

**Return Value:** uint8: Current status of I<sup>2</sup>C slave.

Slave Status Constants	Description
I2C_SSTAT_RD_CMPT	Slave read transfer complete. Set when master indicates it is done reading by sending a NAK
I2C_SSTAT_RD_BUSY	Slave read transfer in progress. Set when master addresses slave with a read, cleared when RD_CMPT is set.
I2C_SSTAT_RD_ERR_OVFL	Master attempted to read more bytes than are in buffer.
I2C_SSTAT_WR_CMPT	Slave write transfer complete. Set at reception of a Stop condition, or when WR_ERR_OVFL is set
I2C_SSTAT_WR_BUSY	Slave write transfer in progress. Set when the master addresses the slave with a write, cleared at reception of a Stop condition or when WR_ERR_OVFL is set
I2C_SSTAT_WR_ERR_OVFL	Master attempted to write past end of buffer.

**Side Effects:** None

**uint8 I2C\_SlaveClearReadStatus(void)**

**Description:** Clears the read status flags and returns their values. No other status flags are affected.

**Parameters:** None

**Return Value:** uint8: Current read status of slave. See the I2C\_SlaveStatus() function for constants.

**Side Effects:** None

**uint8 I2C\_SlaveClearWriteStatus(void)**

**Description:** Clears the write status flags and returns their values. No other status flags are affected.

**Parameters:** None

**Return Value:** uint8: Current write status of slave. See the I2C\_SlaveStatus() function for constants.

**Side Effects:** None



**void I2C\_SlaveSetAddress(uint8 address)**

<b>Description:</b>	Sets the I <sup>2</sup> C slave address
<b>Parameters:</b>	uint8 address: I <sup>2</sup> C slave address for the primary device. This value may be any address between 0 and 127 (0x00 to 0x7F). This address is the 7-bit right-justified slave address and does not include the R/W bit.
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

**void I2C\_SlaveInitReadBuf(uint8 \* rdBuf, uint8 bufSize)**

<b>Description:</b>	Sets the buffer pointer and size of the read buffer. This function also resets the transfer count returned with the I2C_SlaveGetReadBufSize() function.
<b>Parameters:</b>	uint8* rdBuf: Pointer to the data buffer to be read by the master. uint8 bufSize: Size of the buffer exposed to the I <sup>2</sup> C master.
<b>Return Value:</b>	None
<b>Side Effects:</b>	If this function is called during a bus transaction, data from the previous buffer location and the beginning of the current buffer may be transmitted.

**void I2C\_SlaveInitWriteBuf(uint8 \* wrBuf, uint8 bufSize)**

<b>Description:</b>	Sets the buffer pointer and size of the write buffer. This function also resets the transfer count returned with the I2C_SlaveGetWriteBufSize() function.
<b>Parameters:</b>	uint8* wrBuf: Pointer to the data buffer to be written by the master. uint8 bufSize: Size of the write buffer exposed to the I <sup>2</sup> C master.
<b>Return Value:</b>	None
<b>Side Effects:</b>	If this function is called during a bus transaction, data may be received in the previous buffer and the current buffer location.

**uint8 I2C\_SlaveGetReadBufSize(void)**

<b>Description:</b>	Returns the number of bytes read by the I <sup>2</sup> C master since an I2C_SlaveInitReadBuf() or I2C_SlaveClearReadBuf() function was executed. The maximum return value is the size of the read buffer.
<b>Parameters:</b>	None
<b>Return Value:</b>	uint8: Bytes read by master.
<b>Side Effects:</b>	None



**uint8 I2C\_SlaveGetWriteBufSize(void)**

- Description:** Returns the number of bytes written by the I<sup>2</sup>C master since an I2C\_SlaveInitWriteBuf() or I2C\_SlaveClearWriteBuf() function was executed.  
The maximum return value is the size of the write buffer.
- Parameters:** None
- Return Value:** uint8: Bytes written by master.
- Side Effects:** None

**void I2C\_SlaveClearReadBuf(void)**

- Description:** Resets the read pointer to the first byte in the read buffer. The next byte read by the master will be the first byte in the read buffer.
- Parameters:** None
- Return Value:** None
- Side Effects:** None

**void I2C\_SlaveClearWriteBuf(void)**

- Description:** Resets the write pointer to the first byte in the write buffer. The next byte written by the master will be the first byte in the write buffer.
- Parameters:** None
- Return Value:** None
- Side Effects:** None

**Master and Multi-Master Functions**

These functions are only available if Master or Multi-Master mode is enabled.

Function	Description
I2C_MasterStatus()	Returns the master status.
I2C_MasterClearStatus()	Returns the master status and clears the status flags.
I2C_MasterWriteBuf()	Writes the referenced data buffer to a specified slave address.
I2C_MasterReadBuf()	Reads data from the specified slave address and places the data in the referenced buffer.
I2C_MasterSendStart()	Sends only a start to the specific address.
I2C_MasterSendRestart()	Sends only a restart to the specified address.
I2C_MasterSendStop()	Generates a stop condition.





Function	Description
I2C_MasterWriteByte()	Writes a single byte. This is a manual command that should only be used with the I2C_MasterSendStart() or I2C_MasterSendRestart() functions.
I2C_MasterReadByte()	Reads a single byte. This is a manual command that should only be used with the I2C_MasterSendStart() or I2C_MasterSendRestart() functions.
I2C_MasterGetReadBufSize()	Returns the byte count of data read since the I2C_MasterClearReadBuf() function was called.
I2C_MasterGetWriteBufSize()	Returns the byte count of the data written since the I2C_MasterClearWriteBuf() function was called.
I2C_MasterClearReadBuf()	Resets the read buffer pointer back to the beginning of the buffer.
I2C_MasterClearWriteBuf()	Resets the write buffer pointer back to the beginning of the buffer.



**uint8 I2C\_MasterStatus(void)**

**Description:** Returns the master's communication status.

**Parameters:** None

**Return Value:** uint8: Current status of I<sup>2</sup>C master. I<sup>2</sup>C master status constants may be ORed together.

Master status constants	Description
I2C_MSTAT_RD_CMPLT	Read transfer complete. The error condition bits must be checked to ensure that read transfer was successful.
I2C_MSTAT_WR_CMPLT	Write transfer complete. The error condition bits must be checked to ensure that write transfer was successful.
I2C_MSTAT_XFER_INP	Transfer in progress
I2C_MSTAT_XFER_HALT	Transfer has been halted. The I <sup>2</sup> C bus is waiting for restart or stop condition generation.
I2C_MSTAT_ERR_SHORT_XFER	Error condition: Write transfer completed before all bytes were transferred.
I2C_MSTAT_ERR_ADDR_NAK	Error condition: Slave did not acknowledge address.
I2C_MSTAT_ERR_ARB_LOST	Error condition: Master lost arbitration during communications with slave.
I2C_MSTAT_ERR_XFER	Error condition: This is the ORed value of error conditions provided above. If all error condition bits are cleared, but this is set, the transfer was aborted due to Slave operation.

**Side Effects:** None

**uint8 I2C\_MasterClearStatus(void)**

**Description:** Clears all status flags and returns the master status.

**Parameters:** None

**Return Value:** uint8: Current status of master. See the I2C\_MasterStatus() function for constants.

**Side Effects:** None



**uint8 I2C\_MasterWriteBuf(uint8 slaveAddress, uint8 \* wrData, uint8 cnt, uint8 mode)**

**Description:** Automatically writes an entire buffer of data to a slave device. Once the data transfer is initiated by this function, further data transfer is handled by the included ISR in byte-by-byte mode. Enables I<sup>2</sup>C interrupt.

**Parameters:** uint8 slaveAddress: Right-justified 7-bit Slave address (valid range 0 to 127).  
 uint8 wrData: Pointer to buffer of data to be sent.  
 uint8 cnt: Number of bytes of buffer to send.  
 uint8 mode: Transfer mode defines: (1) Whether a start or restart condition is generated at the beginning of the transfer, and (2) Whether the transfer is completed or halted before the stop condition is generated on the bus.  
 Transfer mode, mode constants may be ORed together.

Mode Constants	Description
I2C_MODE_COMPLETE_XFER	Perform complete transfer from Start to Stop.
I2C_MODE_REPEAT_START	Send Repeat Start instead of Start.
I2C_MODE_NO_STOP	Execute transfer without a Stop

**Return Value:** uint8: Error Status. See the I2C\_MasterSendStart() function for constants.

**Side Effects:** None

**uint8 I2C\_MasterReadBuf(uint8 slaveAddress, uint8 \* rdData, uint8 cnt, uint8 mode)**

**Description:** Automatically reads an entire buffer of data from a slave device. Once the data transfer is initiated by this function, further data transfer is handled by the included ISR in byte by byte mode. Enables I<sup>2</sup>C interrupt.

**Parameters:** uint8 slaveAddress: Right-justified 7-bit Slave address (valid range 0 to 127).  
 uint8 rdData: Pointer to buffer where to put data from slave.  
 uint8 cnt: Number of bytes of buffer to read.  
 uint8 mode: Transfer mode defines: (1) Whether a start or restart condition is generated at the beginning of the transfer and (2) Whether the transfer is completed or halted before the stop condition is generated on the bus.  
 Transfer mode, mode constants may be ORed together

Mode Constants	Description
I2C_MODE_COMPLETE_XFER	Perform complete transfer for Start to Stop.
I2C_MODE_REPEAT_START	Send Repeat Start instead of Start.
I2C_MODE_NO_STOP	Execute transfer without a Stop

**Return Value:** uint8: Error Status. See the I2C\_MasterSendStart() function for constants.

**Side Effects:** None



**uint8 I2C\_MasterSendStart(uint8 slaveAddress, uint8 R\_nW)**

**Description:** Generates start condition and sends slave address with read/write bit. Disables the I<sup>2</sup>C interrupt.

**Parameters:** uint8 slaveAddress: Right justified 7-bit Slave address (valid range 0 to 127).  
uint8 R\_nW: Set to zero, send write command; set to nonzero, send read command.

**Return Value:** uint8: Error Status.

Mode Constants	Description
I2C_MSTR_NO_ERROR	Function complete without error.
I2C_MSTR_BUS_BUSY	Bus is busy occurred, start condition generation not started.
I2C_MSTR_NOT_READY	Master is not valid master on the bus or Slave operation is in progress.
I2C_MSTR_ERR_LB_NAK	Last byte was NAKed.
I2C_MSTR_ERR_ARB_LOST	Master lost arbitration while start is generated. (This status is only valid if Multi-Master enabled.)
I2C_MSTR_ABORT_XFER	The start condition generation was aborted due to start of Slave operation. (This status is only valid in Multi-Master-Slave mode.)

**Side Effects:** This function is blocking and doesn't exit until the byte\_complete bit is set in the I2C\_CSR register.

**uint8 I2C\_MasterSendRestart(uint8 slaveAddress, uint8 R\_nW)**

**Description:** Generates restart condition and sends slave address with read/write bit.

**Parameters:** uint8 slaveAddress: Right-justified 7-bit Slave address (valid range 0 to 127).  
uint8 R\_nW: Set to zero, send write command; set to nonzero, send read command.

**Return Value:** uint8: Error Status. See I2C\_MasterSendStart() function for constants.

**Side Effects:** This function is blocking and doesn't exit until the byte\_complete bit is set in the I2C\_CSR register.



**uint8 I2C\_MasterSendStop(void)**

- Description:** Generates I<sup>2</sup>C stop condition on bus. This function does nothing if start or restart conditions failed before this function was called.
- Parameters:** None
- Return Value:** uint8: Error Status. See the I2C\_MasterSendStart() command for constants.
- Side Effects:** This function is blocking and doesn't exit until:  
**Master:** This function waits while a stop condition is generated.  
**Multi-Master, Multi-Master-Slave:** This function waits while a stop condition is generated or arbitration is lost on ACK/NAK bit.

**uint8 I2C\_MasterWriteByte(uint8 theByte)**

- Description:** Sends one byte to a slave. A valid start or restart condition must be generated before calling this function. This function does nothing if start or restart conditions failed before this function was called.
- Parameters:** uint8 theByte: Data byte to send to the slave.
- Return Value:** uint8: Error Status.

Mode Constants	Description
I2C_MSTR_NO_ERROR	Function complete without error.
I2C_MSTR_NOT_READY	Master is not valid master on the bus or Slave operation is in progress.
I2C_MSTR_ERR_LB_NAK	Last byte was NAKed.
I2C_MSTR_ERR_ARB_LOST	Master lost arbitration while start is generated. (This status is only valid if Multi-Master is enabled.)

- Side Effects:** This function is blocking and doesn't exit until the byte\_complete bit is set in the I2C\_CSR register.

**uint8 I2C\_MasterReadByte(uint8 ackNak)**

- Description:** Reads one byte from a slave and ACKs or NAKs the transfer. A valid start or restart condition must be generated before calling this function. This function does nothing and returns a zero value if start or restart conditions failed before this function was called.
- Parameters:** uint8 ackNak: If zero, sends a NAK; if nonzero sends an ACK.
- Return Value:** uint8: Byte read from the slave
- Side Effects:** This function is blocking and doesn't exit until the byte\_complete bit is set in the I2C\_CSR register



**uint8 I2C\_MasterGetReadBufSize(void)**

<b>Description:</b>	Returns the number of bytes that has been transferred with an I2C_MasterReadBuf() function.
<b>Parameters:</b>	None
<b>Return Value:</b>	uint8: Byte count of transfer. If the transfer is not yet complete, it returns the byte count transferred so far.
<b>Side Effects:</b>	None

**uint8 I2C\_MasterGetWriteBufSize(void)**

<b>Description:</b>	Returns the number of bytes that have been transferred with an I2C_MasterWriteBuf() function.
<b>Parameters:</b>	None
<b>Return Value:</b>	uint8: Byte count of transfer. If the transfer is not yet complete, it returns the byte count transferred so far.
<b>Side Effects:</b>	None

**void I2C\_MasterClearReadBufSize(void)**

<b>Description:</b>	Resets the read buffer pointer back to the first byte in the buffer.
<b>Parameters:</b>	None
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

**void I2C\_MasterClearWriteBufSize(void)**

<b>Description:</b>	Resets the write buffer pointer back to the first byte in the buffer.
<b>Parameters:</b>	None
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

**Multi-Master-Slave Functions**

Multi-Master-Slave incorporates Slave and Multi-Master functions.



## Bootloader Support

The I<sup>2</sup>C component can be used as a communication component for the Bootloader. Use the following configuration to support communication protocol from an external system to the Bootloader:

- Mode: Slave
- Implementation: Either fixed-function or UDB-based
- Data Rate: Must match Host (boot device) data rate.
- Slave Address: Must match Host (boot device) selected slave address.
- Address Match: Doesn't care (Hardware is preferred)
- Pin Connections: Doesn't care

For more information about the Bootloader, refer to the “Bootloader System” section of the *System Reference Guide*.

For additional information about I<sup>2</sup>C communication component implementation, refer to the [Bootloader Protocol Interaction with I2C Communication Component](#) section.

The I<sup>2</sup>C Component provides a set of API functions for the Bootloader usage.

Function	Description
I2C_CyBtldrCommStart	Starts the I <sup>2</sup> C component and enables its interrupt.
I2C_CyBtldrCommStop	Disable the I <sup>2</sup> C component and disables its interrupt.
I2C_CyBtldrCommReset	Sets read and write I <sup>2</sup> C buffers to the initial state and resets the slave status.
I2C_CyBtldrCommWrite	Allows the caller to write data to the bootloader host. This function handles polling to allow a block of data to be completely sent to the host device.
I2C_CyBtldrCommRead	Allows the caller to read data from the bootloader host. This function handles polling to allow a block of data to be completely received from the host device.

### void I2C\_CyBtldrCommStart(void)

- Description:** Starts the I<sup>2</sup>C component and enables its interrupt.  
Every incoming I<sup>2</sup>C write transaction is treated as a command for the bootloader.  
Every incoming I<sup>2</sup>C read transaction returns 0xFF until the bootloader provides a response to the executed command.
- Parameters:** None
- Return Value:** None
- Side Effects:** None



**void I2C\_CyBtldrCommStop(void)**

<b>Description:</b>	Disables the I <sup>2</sup> C component and disables its interrupt.
<b>Parameters:</b>	None
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

**void I2C\_CyBtldrCommReset(void)**

<b>Description:</b>	Sets read and write I <sup>2</sup> C buffers to the initial state and resets the slave status.
<b>Parameters:</b>	None
<b>Return Value:</b>	None
<b>Side Effects:</b>	None

**cystatus I2C\_CyBtldrCommRead(uint8 \* Data, uint16 size, uint16 \* count, uint8 timeOut)**

<b>Description:</b>	Allows the caller to read data from the bootloader host. The function handles polling to allow a block of data to be completely received from the host device.
<b>Parameters:</b>	uint8 *Data: Pointer to the block of data to send to the device. uint16 size: Number of bytes to write. uint16 *count: Pointer to variable to write the number of bytes actually written. uint8 timeOut: Number of units in 10 ms to wait before returning because of a timeout.
<b>Return Value:</b>	cystatus: Returns CYRET_SUCCESS if no problem was encountered or returns the value that best describes the problem. For more information, refer to the “Return Codes” section of the <i>System Reference Guide</i> .
<b>Side Effects:</b>	None

**cystatus I2C\_CyBtldrCommWrite(uint8 \* Data, uint16 size, uint16 \* count, uint8 timeOut)**

<b>Description:</b>	Allows the caller to write data to the bootloader host. The function handles polling to allow a block of data to be completely sent to the host device.
<b>Parameters:</b>	uint8 *Data: Pointer to the block of data to send to the device. uint16 size: Number of bytes to write. uint16 *count: Pointer to variable to write the number of bytes actually written. uint8 timeOut: Number of units in 10 ms to wait before returning because of a timeout.
<b>Return Value:</b>	cystatus: Returns CYRET_SUCCESS if no problem was encountered or returns the value that best describes the problem. For more information refer to the “Return Codes” section of the <i>System Reference Guide</i> .
<b>Side Effects:</b>	None





## Sample Firmware Source Code

PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the “Find Example Project” topic in the PSoC Creator Help for more information.

## Functional Description

This component supports I<sup>2</sup>C slave, master, multi-master, and multi-master-slave configurations. The following sections provide an overview of how to use the slave, master, and multi-master components.

This component requires that you enable global interrupts since the I<sup>2</sup>C hardware is interrupt driven. Even though this component requires interrupts, you do not need to add any code to the ISR (interrupt service routine). The component services all interrupts (data transfers) independent of your code. The memory buffers allocated for this interface look like simple dual-port memory between your application and the I<sup>2</sup>C master/slave.


### Slave Operation

The slave interface consists of two buffers in memory, one for data written to the slave by a master and a second buffer for data read by a master from the slave. Remember that reads and writes are from the perspective of the I<sup>2</sup>C master. The I<sup>2</sup>C slave read and write buffers are set by the initialization commands below. These commands do not allocate memory, but instead copy the array pointer and size to the internal component variables. You must instantiate the arrays used for the buffers because they are not automatically generated by the component. The same buffer may be used for both read and write buffers, but you must be careful to manage the data properly.

```
void I2C_SlaveInitReadBuf(uint8 * rdBuf, uint8 bufSize)
void I2C_SlaveInitWriteBuf(uint8 * wrBuf, uint8 bufSize)
```

Using the functions above sets a pointer and byte count for the read and write buffers. The bufSize for these functions may be less than or equal to the actual array size, but it should never be larger than the available memory pointed to by the rdBuf or wrBuf pointers.



**Figure 1. Slave Buffer Structure**

When the `I2C_SlaveInitReadBuf()` or `I2C_SlaveInitWriteBuf()` functions are called, the internal index is set to the first value in the array pointed to by `rdBuf` and `wrBuf`, respectively. As bytes are read or written by the I<sup>2</sup>C master, the index is incremented until the offset is one less than the `byteCount`. At any time the number of bytes transferred may be queried by calling either `I2C_SlaveGetReadBufSize()` or `I2C_SlaveGetWriteBufSize()` for the read and write buffers, respectively. Reading or writing more bytes than are in the buffers causes an overflow error. The error is set in the slave status byte and may be read with the `I2C_SlaveStatus()` API.

To reset the index back to the beginning of the array, use the following commands.

```
void I2C_SlaveClearReadBuf(void)
void I2C_SlaveClearWriteBuf(void)
```


This resets the index back to zero. The next byte read or written to by the I<sup>2</sup>C master is the first byte in the array. Before these clear buffer commands are used, the data in the arrays should be read or updated.

Multiple reads or writes by the I<sup>2</sup>C master continue to increment the array index until the clear buffer commands are used or the array index attempts to grow beyond the array size. [Figure 2](#) shows an example where an I<sup>2</sup>C master has executed two write transactions. The first write was four bytes and the second write was six bytes. The sixth byte in the second transaction was NAKed by the slave to signal that the end of the buffer had occurred. If the master tried to write a seventh byte for the second transaction or started to write more bytes with a third transaction, each byte would be NAKed and discarded until the buffer is reset.

Using the `I2C_SlaveClearWriteBuf()` function after the first transaction resets the index back to zero and causes the second transaction to overwrite the data from the first transaction. Make

sure data is not lost by overflowing the buffer. The data in the buffer should be processed by the slave before resetting the buffer index.

**Figure 2. System Memory**



Both the read and write buffers have four status bits to signal transfer complete, transfer in progress, and buffer overflow. When a transfer starts, the busy flag is set. When the transfer is complete, the transfer complete flag is set and the busy flag is cleared. If a second transfer is started, both the busy and transfer complete flags may be set at the same time. The following table shows read and write status flags.

Slave Status Constants	Value	Description
I2C_SSTAT_RD_CMPT	0x01	Slave read transfer complete
I2C_SSTAT_RD_BUSY	0x02	Slave read transfer in progress (busy)
I2C_SSTAT_RD_OVFL	0x04	Master attempted to read more bytes than are in buffer
I2C_SSTAT_WR_CMPT	0x10	Slave write transfer complete
I2C_SSTAT_WR_BUSY	0x20	Slave Write transfer in progress (busy)
I2C_SSTAT_WR_OVFL	0x40	Master attempted to write past end of buffer

The following code example initializes the write buffer then waits for a transfer to complete. Once the transfer is complete, the data is then copied into a working array to handle the data. In many applications, the data does not have to be copied to a second location, but instead can be processed in the original buffer. You could create an almost identical read buffer example by replacing the write functions and constants with read functions and constants. Processing the data may mean new data is transferred into the slave buffer instead of out.



```

uint8 wrBuf[10];
uint8 userArray[10];
uint8 byteCnt;

/* Initialize write buffer before call I2C_Start */
I2C_SlaveInitWriteBuf((uint8 *) wrBuf, 10);

/* Start I2C Slave operation */
I2C_Start();

/* Wait for I2C master to complete a write */

for(;;) /* loop forever */
{
    /* Wait for I2C master to complete a write */
    if(0u != (I2C_SlaveStatus() & I2C_SSTAT_WR_CMPT))
    {
        byteCnt = I2C_SlaveGetWriteBufSize();
        I2C_SlaveClearWriteStatus();
        for(i=0; i < byteCnt; i++)
        {
            userArray[i] = wrBuf[i]; /* Transfer data */
        }
        I2C_SlaveClearWriteBuf();
    }
}

```

## Master/Multi-Master Operation

Master and Multi-Master<sup>3,4</sup> operation are basically the same, with two exceptions. When operating in Multi-Master mode, the bus should always be checked to see if it is busy. Another master may already be communicating with another slave. In this case, the program must wait until the current operation is complete before issuing a start transaction. The program looks at the return value, which sets an error if another master has control of the bus.

The second difference is that, in Multi-Master mode, two masters can start at the exact same time. If this happens, one of the two masters loses arbitration. You must check for this condition after each byte is transferred. The component automatically checks for this condition and responds with an error if arbitration is lost.

There are two options when operating the I<sup>2</sup>C master: manual and automatic. In the automatic mode, a buffer is created to hold the entire transfer. In the case of a write operation, the buffer is

---

<sup>3</sup> In fixed-function implementation for PSoC 3 ES2 and PSoC 5 in Master or Multi-Master mode, if the STOP condition is set by the software immediately after the START condition, the module will generate the STOP condition. This happens after the address field (sends 0xFF if data write), and the clock line remains low. To avoid this condition, do not set the STOP condition immediately after START; transfer at least a byte and set the STOP condition after NAK or ACK.

<sup>4</sup> Fixed-Function implementation does not support undefined bus conditions. Avoid these conditions, or use the UDB-based implementation instead.



prefilled with the data to be sent. If data is to be read from the slave, a buffer at least the size of the packet needs to be allocated. To write an array of bytes to a slave in automatic mode, use the following function.

```
uint8 I2C_MasterWriteBuf(uint8 slaveAddress, uint8 * xferData, uint8 cnt, uint8
mode)
```

The `slaveAddress` variable is a right-justified 7-bit slave address of 0 to 127. The component API automatically appends the write flag to the LSb of the address byte. The array of data to transfer is pointed to with the second parameter, `xferData`. The `cnt` parameter is the number of bytes to transfer. The last parameter, `mode`, determines how the transfer starts and stops. A transaction may begin with a restart instead of a start, or halt before the stop sequence. These options allow back-to-back transfers where the last transfer does not send a stop and the next transfer issues a restart instead of a start.

A read operation is almost identical to the write operation. The same parameters with the same constants are used.

```
uint8 I2C_MasterReadBuf(uint8 slaveAddress, uint8 * xferData, uint8 cnt, uint8
mode);
```

Both of these functions return status. See the status table for the `I2C_MasterStatus()` function return value. Since the read and write transfers complete in the background during the I<sup>2</sup>C interrupt code, the `I2C_MasterStatus()` function can be used to determine when the transfer is complete. A code snippet that shows a typical write to a slave follows.

```
I2C_MasterClearStatus(); /* Clear any previous status */
I2C_MasterWriteBuf(4, (uint8 *) wrData, 10, I2C_MODE_COMPLETE_XFER);
for(;;)
{
    if(0u != (I2C_MasterStatus() & I2C_MSTAT_WR_CMPLT))
    {
        /* Transfer complete. Check Master status to make sure that transfer
        completed without errors. */

        break;
    }
}
```

The I<sup>2</sup>C master can also be operated manually. In this mode, each part of the write transaction is performed with individual commands.

```
status = I2C_MasterSendStart(4, I2C_WRITE_XFER_MODE);
if(status == I2C_MSTR_NO_ERROR) /* Check if transfer completed without errors */
{
    /* Send array of 5 bytes */
    for(i=0; i<5; i++)
    {
        status = I2C_MasterWriteByte(userArray[i]);
        if(status != I2C_MSTR_NO_ERROR)
        {
```



```

        break;
    }
}
I2C_MasterSendStop();    /* Send Stop */

```

A manual read transaction is similar to the write transaction except the last byte should be NAKed. The example below shows a typical manual read transaction.

```

status = I2C_MasterSendStart(4, I2C_READ_XFER_MODE);
if(status == I2C_MSTR_NO_ERROR)    /* Check if transfer completed without errors */
{
    /* Read array of 5 bytes */
    for(i=0; i<5; i++)
    {
        if(i < 4)
        {
            userArray[i] = I2C_MasterReadByte(I2C_ACK_DATA);
        }
        else
        {
            userArray[i] = I2C_MasterReadByte(I2C_NAK_DATA);
        }
    }
}
I2C_MasterSendStop();    /* Send Stop */

```

## Multi-Master-Slave Mode Operation

Both Multi-Master and Slave are operational in this mode. The component may be addressed as a slave, but firmware may also initiate master mode transfers. In this mode, when a master loses arbitration during an address byte, the hardware reverts to Slave mode and the received byte generates a slave address interrupt.

For Master and Slave operation examples look at the [Slave Operation](#) and [Master/Multi-Master Operation](#) sections.

**Arbitrage on address byte limitations with hardware address match enabled:** When a master loses arbitration during an address byte, the slave address interrupt is only generated if slave is addressed. In other cases, the lost arbitrage status is lost by interrupt-based functions. The software address detect eliminates this possibility, but excludes the Wakeup on Hardware Address Match feature.

The manual function I2C\_MasterSendStart() provides correct status information in the case described above.

## Start of Multi-Master-Slave Transfer

When using Multi-Master-Slave, the Slave can be addressed at any time. The Multi-Master must take time to prepare to generate a start condition when the bus is free. During this time, the Slave could be addressed and, in this case, the Multi-Master transaction is lost and Slave



operation proceeds. Be careful not to break the Slave operation; the I<sup>2</sup>C interrupt must be disabled before generating a start condition to prevent the transaction from passing the address stage. This action allows you to abort a Multi-Master transaction and start Slave operation correctly. The following cases are possible when disabling the I<sup>2</sup>C interrupt:

- The bus is busy (Slave operation is in progress or other traffic is on the bus) before start generation. The Multi-Master does not try to generate a start condition. Slave operation proceeds when the I<sup>2</sup>C interrupt is enabled. The I2C\_MasterWriteBuf(), I2C\_MasterReadBuf(), or I2C\_MasterSendStart() call returns the status **I2C\_MSTR\_BUS\_BUSY**.
- The bus is free before start generation. The Multi-Master generates a start condition on the bus and proceeds with operation when I<sup>2</sup>C interrupt is enabled. The I2C\_MasterWriteBuf(), I2C\_MasterReadBuf(), or I2C\_MasterSendStart() call returns the status **I2C\_MSTR\_NO\_ERROR**.
- The bus is free before start generation. The Multi-Master tries to generate a start but another Multi-Master addresses the Slave before this and the bus becomes busy. The start condition generation is queued. The Slave operation stops at the address stage because of a disabled I<sup>2</sup>C interrupt. When I<sup>2</sup>C interrupt is enabled, the Multi-Master transaction is aborted from queue and Slave operation proceeds. The I2C\_MasterWriteBuf() or I2C\_MasterReadBuf() call does not notice this and returns **I2C\_MSTR\_NO\_ERROR**. The I2C\_MasterStatus() returns **I2C\_MSTAT\_WR\_CMPLT** or **I2C\_MSTAT\_RD\_CMPLT** with **I2C\_MSTAT\_ERR\_XFER** (all other error condition bits are cleared) after the Multi-Master transaction is aborted. The I2C\_MasterSendStart() call returns the error status **I2C\_MSTR\_ABORT\_XFER**.

## Interrupt Function Operation

- I2C\_MasterWriteBuf();

- I2C\_MasterReadBuf();

```

I2C_MasterClearStatus();      /* Clear any previous status */
I2C_DisableInt();            /* Disable interrupt */

status = I2C_MasterWriteBuf(4, (uint8 *) wrData, 10, I2C_MODE_COMPLETE_XFER);
/* Try to generate, start. The disabled I2C interrupt halt the transaction on
address stage in case of Slave addressed or Master generates start condition */

I2C_EnableInt();              /* Enable interrupt and proceed Master or Slave
transaction */

for(;;)
{
    if(0u != (I2C_MasterStatus() & I2C_MSTAT_WR_CMPLT))
    {
        /* Transfer complete. Check Master status to make sure that transfer
        completed without errors. */
        break;
    }
}

```



```

    }
}

if (0u != (I2C_MasterStatus() & I2C_MSTAT_ERR_XFER))
{
    /* Error occurred while transfer, clean up Master status and
       retry the transfer */
}

```

## Manual Function Operation

Manual Multi-Master operation assumes that I<sup>2</sup>C interrupt is disabled, but it is best to take the following precaution:

```

I2C_DisableInt();          /* Disable interrupt */
status = I2C_MasterSendStart(4, I2C_WRITE_XFER_MODE);;    /* Try to generate start
condition */
if (status == I2C_MSTR_NO_ERROR)    /* Check if start generation completed without
errors */
{
    /* Proceed the write operation */
    /* Send array of 5 bytes */
    for(i=0; i<5; i++)
    {
        status = I2C_MasterWriteByte(userArray[i]);
        if(status != I2C_MSTR_NO_ERROR)
        {
            break;
        }
    }
    I2C_MasterSendStop();    /* Send Stop */
}
I2C_EnableInt();          /* Enable interrupt, if it was enabled before */

```

## Wakeup on Hardware Address Match

The wakeup from sleep on I<sup>2</sup>C address match event is possible if the following demands are met:

- The I<sup>2</sup>C slave should be enabled. Slave or Multi-Master-Slave mode is selected.
- The I<sup>2</sup>C Hardware address detection is selected.
- The SIO pair is connected to SCL and SDA and the proper pair is selected in the customizer: I2C0 – SCL P12[4], SDA P12[5] and I2C1 – SCL P12[0], SDA P12[1].

The following demands are controlled by the I<sup>2</sup>C component customizer, **except correct pin assignments**.





### How it Works

The I<sup>2</sup>C block responds to transactions on the I<sup>2</sup>C bus during sleep mode. The I<sup>2</sup>C wakes the system if the incoming address matches with the slave address. Once the address matches, wakeup interrupt is asserted to wake up the system and SCL is pulled low. The ACK is sent out after the system wakes up and the CPU determines the next action in the transaction.

### Wakeup and Clock Stretching

The I<sup>2</sup>C slave stretches the clock while exiting sleep mode. All clocks in the system must be restored before continuing the I<sup>2</sup>C transactions. The I<sup>2</sup>C interrupt is disabled before going to sleep and only enabled after the I2C\_Wakeup() function is called. The time between wakeup and end of calling I2C\_Wakeup(), SCL line is pulled low.


Sample code:

```

...
I2C_Sleep();           /* Go to Sleep and disable I2C interrupt */
CyPmSaveClocks();     /* Save clocks settings */

CyPmSleep(PM_SLEEP_TIME_NONE, PM_SLEEP_SRC_I2C);

CyPmRestoreClocks();  /* Restore clocks */
I2C_Wakeup();         /* Wakeup, enable I2C interrupt and ACK the address, till
end of this call the SCL is pulled low */
...
    
```



### Bootloader Protocol Interaction with I<sup>2</sup>C Communication Component


The bootloader protocol is implemented as command (write transaction) and response (read transaction).

The time between the Host issuing the command and the bootloader sending back the response is the command execution time. The I<sup>2</sup>C communication component for the bootloader is designed in this way: when the Host asks for a response, and bootloader still executes command, 0xFF is returned.

**Startup:** The I<sup>2</sup>C bootloader communication component expects to receive the command and does not have a valid response yet. All read transactions from the Host return 0xFF. All write transactions are treated as command.




**Bootloader process:** The Host is issued the command with single write transaction and starts polling for a response. The I<sup>2</sup>C communication component answers with 0xFF until a valid response is passed by the bootloader. After receiving 0x01, the Host must perform another read to get the remaining N – 1 bytes of the response. Once both reads are complete, the results should be combined to form the full response packet.



Polling must be executed by reading one byte; reading more bytes could corrupt the response. For example, 0xFF 0x01 0x03 (two bytes of response were read, instead of one). The next read of the full response returns two invalid bytes, because these bytes were already read (0x01 and 0x03).

**How to avoid polling:** You should measure the command execution time ( $T_{com\_ex}$ ) plus response setup time ( $T_{resp\_set}$ ) according to the system settings (CPU speed, compiler, compiler optimization level). The Host must ask for the response after this time. The command execution time changes across the commands, so you should choose the greater time.

**Clock stretching while polling:** The I<sup>2</sup>C communication component requires that interrupts be enabled while in operation. The command Program Row (0x39), which writes one row of flash data to the device, requires interrupts to be disabled. Clock stretching occurs if the address is accepted by the I<sup>2</sup>C communication component while interrupts are disabled.




**How to Avoid Clock Stretching:** To avoid clock stretching, the Command Program Row (0x39) execution time ( $T_{com\_ex}$ ) should be measured according to the system settings (CPU speed, compiler, compiler optimization level). The Host must ask for response after this time.

## External Electrical Connections

As Figure 3 shows, the I<sup>2</sup>C bus requires external pull-up resistors. The pull-up resistors ( $R_P$ ) are determined by the supply voltage, clock speed, and bus capacitance. Make the minimum sink current for any device (master or slave) no less than 3 mA at  $V_{OLmax} = 0.4$  V for the output stage. This limits the minimum pull-up resistor value for a 5-V system to about 1.5 k $\Omega$ . The maximum value for  $R_P$  depends upon the bus capacitance and clock speed. For a 5-V system with a bus capacitance of 150 pF, the pull-up resistors are no larger than 6 k $\Omega$ . For more information about sizing pull-up resistors and other physical bus specifications, see *The I<sup>2</sup>C-Bus Specification* on the NXP web site at [www.nxp.com](http://www.nxp.com).

**Figure 3. Connection of Devices to the I<sup>2</sup>C Bus**



**Note** Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As of October 1, 2006, Philips Semiconductors has a new trade name - NXP Semiconductors.

## Interrupt Service Routine

The interrupt service routine is used by the component code and should not be modified.

The following user sections are provided for Slave:

- Custom includes and definitions
- Additional address compare
- Prepare read buffer

There are no user sections provided for Master.



The I<sup>2</sup>C component uses interrupt for most operations; the status of a transaction is updated there. Status read and clear functions are not protected from interrupting. These functions are listed below:

Master or Multi-Master:

- I2C\_MasterStatus()
- I2C\_MasterClearStatus()
- I2C\_MasterGetReadBufSize()
- I2C\_MasterGetWriteBufSize()
- I2C\_MasterClearReadBuf()
- I2C\_MasterClearWriteBuf()

Slave:

- I2C\_SlaveStatus()
- I2C\_SlaveClearReadStatus()
- I2C\_SlaveClearWriteStatus()
- I2C\_SlaveInitReadBuf()
- I2C\_SlaveInitWriteBuf()
- I2C\_SlaveGetReadBufSize()
- I2C\_SlaveGetWriteBufSize()
- I2C\_SlaveClearReadBuf()
- I2C\_SlaveClearWriteBuf()



## Registers

The functions provided support the common runtime functions required for most applications. The following register references provide brief descriptions for the advanced user. The I2C\_Data register may be used to write data directly to the bus without using the API. This may be useful for either CPU or DMA use.

The registers available to each of the configurations of the I<sup>2</sup>C component are grouped according to the implementation as fixed function or UDB.

### Fixed-Function Master/Slave Registers

See the chip Technical Reference Manual (TRM) for more information on these registers. All bits that are added in the Production PSoC3 chip are indicated with an asterisk (\*) in the definitions listed below.

#### I2C\_XCFG

The extended configuration register is available in the fixed-function hardware block to configure the hardware address mode and clock source.

Bits	7	6	5	4	3	2	1	0
Value	csr_clk_en	i2c_on*	ready_to_sleep*	force_nak*	RSVD			hw_addr_en

- csr\_clk\_en: Used to enable gating for the fixed function block core logic.
- i2c\_on\*: Used to select I<sup>2</sup>C block as wakeup source.
- ready\_to\_sleep\*: Used to notify that block is ready to sleep.
- force\_nak\*: Used to force NAK the transaction.
- hw\_addr\_en: Used to enable hardware address comparison.

#### I2C\_ADDR

The slave address register is available in the fixed function hardware block to configure the slave device address for hardware comparison mode if enabled in the XCFG register above.

Bits	7	6	5	4	3	2	1	0
Value	RSVD	slave_address						

- slave\_address: Used to define the 7-bit slave address for hardware address comparison mode.



## I2C\_CFG

The configuration register is available in the fixed function hardware block to configure the basic functionality.

Bits	7	6	5	4	3	2	1	0
Value	sio_select	pselect	bus_error_ie	stop_ie	clock_rate[1:0]		en_mstr	en_slave

- sio\_select: Used to select between SIO1 and SIO2 lines for SCL and SDA; pselect must be set for this bit to have an effect.
- pselect: Used to select between SIO direct connections or DSI routed GPIO/SIO pins for SCL and SDA lines.
- bus\_error\_ie: Used to enable interrupt generation for bus\_error.
- stop\_ie: Used to enable interrupt generation on stop bit detection.
- clock\_rate: Used to select between 16-bit or 32-bit oversample. Production PSoC3 only uses bit2.
- en\_mstr: Used to enable master mode.
- en\_slave: Used to enable slave mode.

## I2C\_CSR

The control and status register is available in the fixed-function hardware block for runtime control and status feedback.

Bits	7	6	5	4	3	2	1	0
Value	bus_error	lost_arb*	stop_status	ack	address	transmit	lrb	byte_complete

- bus\_error: Bus error detection status bit. This must be cleared by writing a '0' to this bit position.
- lost\_arb\*: Lost arbitration detection status bit.
- stop\_status: Stop detection status bit. This must be cleared by writing a '0' to this position.
- ack: Acknowledge control bit. This bit must be set to '1' to ACK the last byte received or '0' to NAK the last byte received.
- address: Set if the byte just received was an address byte.
- transmit: Used by firmware to define the direction of a byte transfer.
- lrb: Last Received Bit status. This bit indicates the state of the ninth bit (ACK/NAK) response from the receiver for the last byte transmitted.



- **byte\_complete**: Transmit or receive status since last read of this register. In Transmit mode this bit indicates 8 bits of data plus ACK/NAK have been transmitted since last read. In Receive mode this bit indicates 8 bits of data have been received since last read of this register.

### I2C\_DATA

The data register is available in the fixed-function hardware block for runtime transmit and receipt of data.

Bits	7	6	5	4	3	2	1	0
Value	data							

- **data**: In Transmit mode this register is written with the data to transmit. In Receive mode this register is read upon status receipt of **byte\_complete**.

### I2C\_MCSR

The Master control and status register is available in the fixed-function hardware block for runtime control and status feedback of Master mode operations.

Bits	7	6	5	4	3	2	1	0
Value	RSVD			stop_gen*	bus_busy	master_mode	restart_gen	start_gen

- **stop\_gen\***: If set, a stop is generated in master transmitter mode at the end of a byte transfer
- **bus\_busy**: Indicates bus status. 0 means a stop condition was detected, 1 indicates a start condition was detected.
- **master\_mode**: Indicates that a valid start condition was generated and a hardware device is operating as bus master.
- **restart\_gen**: Control registers to create a restart condition on the bus. This bit is cleared by hardware after the restart has been implemented (may be read as status after setting to poll for completion of the condition).
- **start\_gen**: Control registers to create a start condition on the bus. This bit is cleared by hardware after the start has been implemented (may be read as status after setting to poll for completion of the condition).



## UDB Master

The UDB register definitions are derived from the Verilog implementation of I<sup>2</sup>C. Refer to the specific mode implementation Verilog for more information on these registers definitions.

### I2C\_CFG

The control register is available in the UDB implementation for runtime control of the hardware

Bits	7	6	5	4	3	2	1	0
Value	start_gen	stop_gen	restart_gen	ack	RSVD	transmit	en_master	RSVD

- start\_gen: Set to 1 to generate a start condition on the bus. This bit must be cleared by firmware before initiating the next transaction.
- stop\_gen: Set to 1 to generate a stop condition on the bus. This bit must be cleared by firmware before initiating the next transaction.
- restart\_gen: Set to 1 to generate a restart condition on the bus. This bit must be cleared by firmware after a restart condition is generated.
- ack: Set to 1 to NAK the next read byte. Clear to ACK next read byte. This bit must be cleared by firmware between bytes.
- transmit: Set to 1 to set the current mode to transmit or clear to 0 to receive a byte of data. This bit must be cleared by firmware before starting the next transmit or receive transaction.
- en\_master: Set to 1 to enable the master functionality.

### I2C\_CSR

The status register is available in the UDB implementation for runtime status feedback from the hardware. The status data is registered at the input clock edge of the counter for all bits configured with mode = 1. These bits are sticky and are cleared on a read of the status register. All other bits are configured as mode = 0 read directly from the inputs to the status register. They are not sticky and therefore not cleared on read. All bits configured as mode = 1 are indicated with an asterisk (\*) in the definitions listed below.

Bits	7	6	5	4	3	2	1	0
Value	RSVD	lost_arb*	stop_status*	bus_busy	address	master_mode	lrb	byte_complete

- lost\_arb\*: If set, indicates arbitration was lost (Multi-Master and Multi-Master-Slave modes).
- stop\_status\*: If set, indicates a stop condition was detected on the bus.
- bus\_busy: If set, indicates the bus is busy. Data is currently being transmitted or received.
- address: Address detection. If set, indicates that an address byte was sent.





- **master\_mode**: Indicates that a valid start condition was generated and a hardware device is operating as bus master.
- **lbr**: Last Received Bit. Indicates the state of the last received bit, which is the ACK/NAK received for the last byte transmitted. Cleared = ACK and set = NAK.
- **byte\_complete**: Transmit or receive status since last read of this register. In Transmit mode this bit indicates 8 bits of data plus ACK/NAK have been transmitted since last read. In Receive mode this bit indicates 8 bits of data have been received since last read of this register.

### I2C\_INT\_MASK

The Interrupt mask register is available in the UDB implementation to configure which status bits are enabled as interrupt sources. Any of the status register bits may be enabled as in interrupt source with a one-to-one bit correlation to the status registers bit-field definitions in I2C\_CSR above.

### I2C\_ADDRESS

The slave address register is available in the UDB implementation to configure the slave device address for hardware comparison mode.

Bits	7	6	5	4	3	2	1	0
Value	RSVD	slave_address						

- **slave\_address**: Used to define the 7-bit slave address for hardware address comparison mode

### I2C\_DATA

The data register is available in the UDB implementation block for runtime transmit and receipt of data.

Bits	7	6	5	4	3	2	1	0
Value	data							

- **data**: In Transmit mode this register is written with the data to transmit. In Receive mode this register is read upon status receipt of byte\_complete.

### I2C\_GO

The Go register forces data in the data register to be transmitted when master transmits. The Go register forces data to be received in data register when master receives. Any write to this register forces this action, no matter which value is written.



## UDB Slave

The UDB register definitions are derived from the Verilog implementation of I<sup>2</sup>C. Refer to the specific mode implementation Verilog for more information on these registers definitions.

### I2C\_CFG

The control register is available in the UDB implementation for runtime control of the hardware

Bits	7	6	5	4	3	2	1	0
Value	RSVD	RSVD	RSVD	nak	any_address	transmit	RSVD	en_slave

- **nak**: If set, used to NAK the last byte received. This bit must be cleared by firmware between bytes.
- **any\_address**: If set, used to enable the device to respond any device addresses it receives rather than just the single address provided in I2C\_ADDRESS.
- **transmit**: Used to set the mode to transmit or receive data. This bit must be cleared by firmware between bytes. Set = transmit. Cleared = receive.
- **en\_slave**: Set to 1 to enable the slave functionality.

### I2C\_CSR

The status register is available in the UDB implementation for runtime status feedback from the hardware. The status data is registered at the input clock edge of the counter for all bits configured with mode = 1. These bits are sticky and are cleared on a read of the status register. All other bits are configured as mode = 0 and read directly from the inputs to the status register. They are not sticky and therefore not cleared on read. All bits configured as mode = 1 are indicated with an asterisk (\*) in the definitions listed below.

Bits	7	6	5	4	3	2	1	0
Value	RSVD	RSVD	stop*	RSVD	address	RSVD	lrb	byte_complete

- **stop\***: If set, indicates a stop condition was detected on the bus.
- **address**: Address detection. If set, indicates that an address byte was received.
- **lrb**: Last Received Bit. Indicates the state of the last received bit which is the ACK/NAK received for the last byte transmitted. Cleared = ACK and set = NAK.
- **byte\_complete**: Transmit or receive status since last read of this register. In Transmit mode this bit indicates 8 bits of data plus ACK/NAK have been transmitted since last read. In Receive mode this bit indicates 8 bits of data have been received since last read of this register.



## I2C\_INT\_MASK

The Interrupt mask register is available in the UDB implementation to configure which status bits are enabled as interrupt sources. Any of the status register bits may be enabled as in interrupt source with a one-to-one bit correlation to the status register bit-field definitions in the I2C\_CSR register. Two interrupt sources are used during operation: byte\_complete and stop.

## I2C\_ADDRESS

The slave address register is available in the UDB implementation to configure the slave device address for hardware comparison mode.

Bits	7	6	5	4	3	2	1	0
Value	RSVD	slave_address						

- slave\_address: Used to define the 7-bit slave address for hardware address comparison mode

## I2C\_DATA

The data register is available in the UDB implementation block for runtime transmit and receipt of data.

Bits	7	6	5	4	3	2	1	0
Value	data							

- data: In Transmit mode this register is written with the data to transmit. In Receive mode this register is read upon status receipt of byte\_complete.

## I2C\_GO

The Go register forces data in the data register to be transmitted when master transmits. The Go register forces the data register to receive data when master receives. Any write to this register forces this action, no matter which value is written.

## DC and AC Electrical Characteristics (FF Implementation)

The following values indicate expected performance and are based on initial characterization data.



## I<sup>2</sup>C DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
	Block current consumption	Enabled, configured for 100 kbps	--	--	250	μA
		Enabled, configured for 400 kbps	--	--	260	μA
		Wake from sleep mode	--	--	30	μA

## I<sup>2</sup>C AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
	Bit rate		--	--	1	Mbps

## DC and AC Electrical Characteristics (UDB Implementation)


The following values indicate expected performance and are based on initial characterization data.

### Timing Characteristics “Maximum with All Routing”

Parameter	Description	Min	Typ	Max	Unit	
f <sub>SCL</sub>	SCL clock frequency					
		Standard mode	–	100	–	kHz
		Fast mode	–	400	–	kHz
		Fast mode plus	–	1000	–	kHz
f <sub>CLOCK</sub>	Component input clock frequency		–	16 × f <sub>SCL</sub>	–	kHz
t <sub>LOW</sub>	Low period of the SCL clock		–	8	–	t <sub>CY_clock</sub> <sup>5</sup>
t <sub>HIGH</sub>	High period of the SCL clock		–	8	–	t <sub>CY_clock</sub> <sup>5</sup>
t <sub>HD_STA</sub>	Hold time (repeated) start condition		–	15	–	t <sub>CY_clock</sub>
t <sub>SU_STA</sub>	Setup time for a repeated start condition		–	9	–	t <sub>CY_clock</sub>
t <sub>HD_DAT</sub>	Data hold time		–	1	–	t <sub>CY_clock</sub>
t <sub>SU_DAT</sub>	Data setup time		–	7	–	t <sub>CY_clock</sub>
t <sub>SU_STO</sub>	Setup time for stop condition		–	9	–	t <sub>CY_clock</sub>
t <sub>BUF</sub>	Bus free time between a stop and start condition		–	32	–	t <sub>CY_clock</sub>
t <sub>RESET</sub>	Reset pulse width		–	2	–	t <sub>CY_clock</sub>

<sup>5</sup> t<sub>CY\_clock</sub> = 1/f<sub>CLOCK</sub>. This is the cycle time of one clock period

**Figure 4. Data Transition Timing Diagram**



## How to Use STA Results for Characteristics Data

Nominal route maximums are gathered through multiple test passes with Static Timing Analysis (STA). The maximums may be calculated for your designs using the STA results with the following mechanisms

**f<sub>CLK</sub>** Maximum Component Clock Frequency is provided in Timing results in the clock summary as the named component clock (CLK in this case). The maximum component clock is limited to  $f_{\text{CLK}} = 16 * f_{\text{SCL}} = 16 * 1000 \text{ kHz} = 16 \text{ MHz}$ , so STA report must be used only to check that the reported maximum clock frequency (Max Freq) is not violated. An example of the component clock limitations from the *\_timing.html* file is below:

### +Clock Summary

Clock	Actual Freq	Max Freq	Violation
BUS_CLK	48.000 MHz	112.664 MHz	
Clock	16.000 MHz	20.571 MHz	

The rest of the parameters are implementation specific and are measured in clock cycles. The I<sup>2</sup>C component is compatible with I<sup>2</sup>C-bus specification Rev. 3 from June 2007.

- t<sub>SCL</sub>** Defines the I<sup>2</sup>C data rate value up to 1000 kbps; The standard data rates are 50, 100, 400, and 1000 kbps. The 16x input clock is required to get a needed data rate.
- t<sub>LOW</sub>** Low period of the SCL clock. The component generates 50-percent duty clock cycle.
- t<sub>HIGH</sub>** High period of the SCL clock. The component generates 50-percent duty clock cycle.
- t<sub>HD\_STA</sub>** The minimum amount of time the SCL signal is high after a high-to-low transition of SDA to generate the start condition. After this period, the first clock pulse is generated.
- t<sub>SU\_STA</sub>** The minimum amount of time the SCL signal is high before a high-to-low transition of SDA to generate the start condition.

- t<sub>HD\_DAT</sub>** The minimum amount of time the data should be valid after the falling edge of the SCL signal.
- t<sub>SU\_DAT</sub>** The minimum amount of time the data should be valid before the rising edge of the SCL signal.
- t<sub>SU\_STO</sub>** The minimum amount of time the SCL should be high before a low-to-high transition of the SDA signal to generate the stop condition.
- t<sub>BUF</sub>** The period of time the bus is considered to be free after the stop condition.
- t<sub>RESET</sub>** The component implementation requires two cycles width of the reset signal.

## Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
3.0.a	Minor datasheet edits and updates	
3.0	Changed customizer appearance	Looks much more intuitive and easy to use.
	Added the UDB clock tolerance setting.	Avoids the appearance of clock warning for many configurations.
	The component in FF implantation with Enable from Sleep option restores configuration correctly after exit hibernate.	Fix component behavior in hibernate mode.
	The I <sup>2</sup> C interrupt is enabled after I2C_Start() is called.	No errors appear when the user forgets to enable interrupt after I2C_Start() in Slave mode.
	Added support of internal clock for UDB implementation.	Functionality enhancement.
	Removed functions SlaveGetWriteByte() and SlavePutReadByte()	These functions are not usable.
2.20	Add bootloader communication support to UDB-based implementation of component.	Allows more than one I <sup>2</sup> C component that supports bootloading to be present in the design. This can be used with the custom bootloader feature included with cy_boot v2.21.
	Fixed misplaced start condition detection while transaction due zero data hold time.	Slave operates correctly with zero data hold time from master.
2.10	Add Multi-Master-Slave mode	The support of Multi-Master-Slave functionality is added to component.
	Customizer labels and description edits	Improve feel and content of component customizer.

Version	Description of Changes	Reason for Changes / Impact
	I <sup>2</sup> C bootloader communication component behavior was changed to suppress clock stretching on read.	I <sup>2</sup> C bootloader communication component holds SCL Low forever if read command issued before start boot process.
	Added characterization data to datasheet.	
	Minor datasheet edits and updates	
2.0.a	Moved component into subfolders of the component catalog	
	Minor datasheet edits and updates	
2.0	Added Sleep/Wakeup and Init/Enable APIs.	To support low power modes, as well as to provide common interfaces to separate control of initialization and enabling of most components.
	Component was updated to support Production PSoC 3 and above. Updated the Configure dialog:	New requirement to support the Production PSoC 3 device, thus a new 2.0 version was created. Version 1.xx supports PSoC 3 ES2 and PSoC 5 silicon revisions
	Added configuration of I2C pins connection port for the wakeup on I <sup>2</sup> C address match feature.	The I <sup>2</sup> C component will be able to wake up the device from Sleep mode on I <sup>2</sup> C address match.
	Datasheet was updated.	The Parameters and Setup, Clock Selection, and Resources sections have been updated to reflect the UDB Implementation. Error in sample code has been fixed.
	Add Reentrancy support to the component.	Allows users to make specific APIs reentrant if reentrancy is desired.

© Cypress Semiconductor Corporation, 2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

