Please note that Cypress is an Infineon Technologies Company. The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**
The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**
Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.
1 Introduction

V/F converters are widely used in applications such as industrial electronics, frequency-shift keying modulators, phase-locked loop systems, analog-to-digital converters, and isolation amplifiers. Even though these converters are produced as standalone devices, they still require several external components and are relatively expensive compared with modern, low-cost analog integrated circuits.

The PSoC 1 device allows you to build a V/F converter with minimal external analog components. All the digital blocks, and the CPU, are at your disposal. This application note describes two methods of V/F conversion:

- Comparator-Based V/F Converter
- Integrator and Schmitt Trigger–Based V/F Converter

The comparator-based V/F converter uses two passive external components: a resistor and a small integrating capacitor. The advantage of this method is the high-frequency operation. However, the disadvantage is that the response curve of frequency versus voltage is not linear.
The integrator and Schmitt trigger–based V/F converter uses two analog PSoC blocks: a switched capacitor (SC) block as an integrator and a CT block as a Schmitt trigger. The advantage of this method is linear operation. The limitations of this method are the following:

- Low operation frequency (up to 10 kHz)
- A jitter in the output signal, so it is not suitable for audio applications

Two types of waveforms, square wave and triangular, can be obtained with both the circuits described in this application note.

This application note assumes that you are familiar with the PSoC 1 device architecture and the PSoC Designer™ Integrated Design Environment (IDE). If you are new to PSoC 1, refer to AN75320 – Getting Started with PSoC 1 to explore the PSoC 1 architecture and development tools.

2 PSoC Resources

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and quickly and effectively integrate the device into your design. In this document, PSoC refers to the PSoC 1 family of devices. To learn more about PSoC 1, refer to the application note AN75320 - Getting Started with PSoC 1.

The following is an abbreviated list for PSoC 1:

- **Overview**: PSoC Portfolio, PSoC Roadmap
- **Product Selectors**: PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP. In addition, PSoC Designer includes a device selection tool.
- **Datasheets**: Describe and provide electrical specifications for the PSoC 1 device family.
- **Application Notes and Code Examples**: Cover a broad range of topics, from basic to advanced level. Many of the application notes include code examples.
- **Technical Reference Manuals (TRM)**: Provide detailed descriptions of the internal architecture of the PSoC 1 devices.

### Development Kits:

- **Development Kits**:
  - CY3210-PSOCEVAL1 Kit enables you to evaluate and experiment Cypress's PSoC 1 programmable system-on-chip design methodology and architecture.
  - CY8CKIT-001 is a common development platform for all PSoC family devices.
  - CY3215A-DK In-Circuit Emulation Lite Development Kit includes an in-circuit emulator (ICE). While the ICE-Cube is primarily used to debug PSoC 1 devices, it can also program PSoC 1 devices using ISSP.
  - The MiniProg1 and MiniProg3 devices provide an interface for flash programming.

2.1 PSoC Designer

**PSoC Designer** is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. *Note:* This is not the default view.

1. **Global Resources** – all device hardware settings.
2. **Parameters** – the parameters of the currently selected User Modules.
3. **Pinout** – information related to device pins.
4. **Chip-Level Editor** – a diagram of the resources available on the selected chip.
5. **Datasheet** – the datasheet for the currently selected UM
6. **User Modules** – all available User Modules for the selected device.
7. **Device Resource Meter** – device resource usage for the current project configuration.
8. **Workspace** – a tree level diagram of files associated with the project.
9. **Output** – output from project build and debug operations.
**Note:** For detailed information on PSoC Designer, go to PSoC® Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout

2.2 **Code Examples**

The following webpage lists the PSoC Designer based Code Examples. These Code Examples can speed up your design process by starting you off with a complete design, instead of a blank page and also show how PSoC Designer User modules can be used for various applications.

http://www.cypress.com/go/PSoC1CodeExamples

To access the Code Examples integrated with PSoC Designer, follow the path **Start Page > Design Catalog > Launch Example Browser** as shown in Figure 2.

Figure 2. Code Examples in PSoC Designer
In the Example Projects Browser shown in Figure 3 you have the following options.

- Keyword search to filter the projects.
- Listing the projects based on Category.
- Review the datasheet for the selection (on the Description tab).
- Review the code example for the selection. You can copy and paste code from this window to your project, which can help speed up code development, or
- Create a new project (and a new workspace if needed) based on the selection. This can speed up your design process by starting you off with a complete, basic design. You can then adapt that design to your application.

Figure 3. Code Example Projects, with Sample Codes

2.3 Technical Support

If you have any questions, our technical support team is happy to assist you. You can create a support request on the Cypress Technical Support page.

You can also use the following support resources if you need quick assistance.

- Self-help
- Local Sales Office Locations
3 Comparator-Based V/F Converter

The circuit for the comparator-based V/F converter is provided in Figure 4. In the figure, the analog voltages are denoted by “Vin” and the digital values are denoted by “Dnn”. Switch S is open when the output DOUT is high, and thus Reset is high, and closed when DOUT is low.

![Comparator-Based V/F Converter](image)

Figure 4. Comparator-Based V/F Converter

To understand the operation, consider the initial condition of capacitor C as a discharged state. The output signal DOUT is high, and thus switch S is open. Capacitor C is exponentially charged, as shown in Figure 5, through resistor R.

![Output and RC Waveforms](image)

Figure 5. Output and RC Waveforms

When the voltage on capacitor C, VRC, crosses the threshold level (Vin), the comparator output, DOUT, switches to low. Since the output, and thus Reset, are low, switch S is closed. In this state, capacitor C discharges through the closed switch path. Thus the circuit returns to the initial state and repeats the process. And the digital signal, DOUT, goes through a cycle of high and low, with the period dependent on the input voltage, Vin. Period T and delay td are explained in Circuit Operation section.

3.1 PSoC Implementation

The circuit discussed in this application note is built in PSoC 1 using the following blocks:

- Programmable comparator, CmpPrg, for CMP
- Inverter in comparator bus for INV
- Open drain low switch in a digital pin for S
- External resistor for R
- External capacitor for C
The block diagram of the implementation in PSoC 1 is shown in Figure 6. The digital buffer (DigBuf) is used to provide the flexibility to route the digital output signal to any pin on the package. This block is optional and can be saved by directly connecting the output of the comparator to the global bus by writing to register CMP_GO_EN. A complete description of this register is available in the PSoC 1 Technical Reference Manual (TRM).

Figure 6. V/F Converter with Internal Voltage Input

Note that the digital signal from CmpPrg must be inverted. In the project A.1 Example 1: Comparator-Based V/F Converter accompanying this application note, this is done by the NOT function of the comparator bus LUT, as shown in Figure 7. Other possible ways to invert CmpPrg digital signal are by using the “InvertInput1” parameter of the DigBuf User Module or the NOT function of the digital row LUT.

Figure 7. Implementation in PSoC 1 Highlighting the NOT Function

The comparator bus that is used to pass the signal from CmpPrg to the DigBuf User Module has its own latch that samples the signal. To avoid interference between the column clock and the generated signal, the comparator bus must be unsynchronized and the latches must be transparent (output tracks the input). The CMP_CR1 register is used to bypass synchronization of the comparator bus with the column clock, and the ACBxxCR2 register is used to make the comparator latch transparent. The following code illustrates the settings required. For more information on these registers, refer to the PSoC 1 TRM.

/* Disable comparator 1 and 2 bus synchronization with column clock */
CMP_CR1 |= COMP_BUS_SYNC_DISABLE;

/* Make the comparator control latch transparent */
CMPPRG_1_COMP_CR2 &= ~COMP_LATCH_TRANSPARENT;
3.2 Circuit Operation

The operation of the circuit with PSoC is same as the waveforms provided in Figure 5. The switch (S) works through a digital pin in “open drain, drive low” mode. The pin is in High-Z drive mode when the comparator output is high and in Strong mode when the output is low. Initially, capacitor C is discharged, and pin P0[1] is high. Since the pin is in High-Z, capacitor C is exponentially charged through resistor R. When the voltage on capacitor C goes higher than the threshold level, V_ref, the comparator (CmpPrg) trips and the output turns D_OUT low. Capacitor C then discharges through pin P0[1] in Strong mode. Due to the discharge of capacitor C, the output D_OUT goes “high,” and the circuit returns to the initial state. A periodic process is possible because of a propagation delay, t_d (about 0.1 µs), from the input of CmpPrg to the output driver. This delay allows capacitor C to discharge before the output driver is returned to the initial state. The main operation condition is that the discharge time must be less than t_d.

To find the period T, use Equation 1.

\[ T = RC \ln \left( \frac{V_{DD}}{(V_{DD} - V_{ref})} \right) + 2t_d \] Equation 1

When \( t_d \ll T \), parameter \( t_d \) is ignored. If the external capacitor is comparable to the input capacitance of the pin, which is 10 pF, the sum of both capacitors must be considered. The output frequency is \( F = 1/T \). Equation 1 shows a nonlinear relationship between frequency and voltage. Frequency depends on R, C, V_{DD}, V_{ref}, and \( t_d \). High frequency can be achieved using the lower value of R and C. The highest frequency that can be achieved is limited by \( t_d \).

In Figure 6, the internal reference voltage is converted into frequency. The same circuit can be used to connect the external V_IN to the comparator, as shown in Figure 8. Another modification shown in Figure 8 is the use of an internal pull-up resistor instead of the external resistor. In pull-up drive mode, the pin is in Resistive mode when the output is high and Strong mode when the output is low. Thus the same operation is achieved. The nominal value of an internal pull-up resistor is 5.6 kΩ. For high accuracy, use an external pull-up resistor.

3.3 Test Results

Figure 9 illustrates the test results for the schematic in Figure 6. The values used are C = 470 pF, R = 4.7 kΩ, V_{DD} = 5 V, and V_{ref} = 2.5 V (based on the settings in CmpPrg). The expected frequency using Equation 1 is 577 kHz; the frequency observed is 609 kHz.
In this type of implementation, the variation of frequency is not linear with voltage, as shown in Figure 10.

![Figure 9. Output Waveforms of Relaxation Oscillator](image)

The graph is plotted with the assumption that the internal resistance is 5.6 kΩ. The Vref is calculated by the resistive divider method from Vdd.

Consider the input of PGA as $V_{in} = 1$ V. With the “LowLimit” of the comparator set to the output of the PGA and its “RefValue” set to 0.021, $V_{ref} = 1.1$ V. The expected frequency for this setup using Equation 1 is 1.5 MHz. The measured value is 1.1 MHz, as shown in Figure 11.
The deviation in the expected frequency from the observed frequency is because of the approximation of the pull-up resistor and the external capacitor. The capacitors are typically not precise and vary with temperature and voltage. So, the V/F relationship varies based on the variation in capacitance.

Refer to A.1 Example 1: Comparator-Based V/F Converter for details on testing the example project.

In applications that require a precise frequency for a given voltage level, a single-point calibration can be achieved with a voltage output multiplying digital-to-analog converter (MDAC). The MDAC output can be used to tune the frequency, using the internal main oscillator’s reference and Vref as an input. By setting the voltage using the MDAC, the V/F relationship is more predictable.

4 Integrator and Schmitt Trigger–Based V/F Converter

The converter, shown in the block diagram of Figure 12, consists of a reversible integrator and a Schmitt trigger. The integrator has been built around a type C SC block with an analog modulator. The Schmitt trigger has been built using a CT block with internal resistors. For more details about SC block operation, see AN2041 – Understanding PSoC 1 Switched Capacitor Analog Blocks.

Figure 12. Converter Schematic Diagram
The integrator output voltage is determined by its output voltage from the previous sample and the state of the Schmitt trigger. The sign bit in the SC block is set to 1, which makes the integrator gain negative. The output state of the Schmitt trigger follows the polarity of the integrator output. When the Schmitt trigger output is negative, each column sample clock period decreases the integrator output voltage, $V_{\text{out}}$, by $\Delta V$. This increment is determined by the input voltage, $V_{\text{in}}$, and the block ACap-to-FCap ratio:

$$\Delta V = V_{\text{in}} \frac{\text{ACap}}{\text{FCap}}$$  \hspace{1cm} \text{Equation 2}$$

When $V_{\text{out}}$ reaches the lower Schmitt trigger threshold, $V_{\text{th,low}}$, the trigger switches to the opposite state, driving the comparator bus high. This changes the integrator input voltage sign, causing the integrator signal to rise with the same $\Delta V$ at each column sample clock period. This process will continue until the integrator signal reaches the Schmitt trigger upper threshold value, $V_{\text{th,up}}$. At this point, the trigger drives the comparator bus low again, and the process is repeated.

### 4.1 PSoC Implementation

The V/F converter placement is shown in Figure 13. The converter is located in Column_0. The programmable threshold comparator is used to make the Schmitt trigger. The feedback resistors are rerouted manually in the firmware to the noninverting operational amplifier input. The inverting input is directly connected to the integrator output. Because the integrator uses auto-zero mode, the SC output alternates between the demanded output value and the AGND level for each clock period. However, the integrator has no influence on the converter operation due to Schmitt trigger hysteresis. You can disable auto-zero mode in the integrator when neither sawtooth signal symmetry nor 50 percent duty cycle for a rectangle signal are important. This allows larger output frequencies.

![Figure 13. PSoC Internals](image)
In this example, the integrator is located in the ASC10 block. The configurable SC block is used to make the integrator. ComparatorBus_0 is set as the modulator source. FCap is set to 32 and ACap to 1 to get the maximum possible integration steps per given input voltage. The input signal comes directly from the P2[1] input pin. The SC block serves an additional level-shifting function.

To process PSoC Vss ground-related input signals, the ARefMux reference is set to REFLO, and the RefMux is set to Vdd/2 ± Vdd/2. You should set ARefMux to AGND when you want to work with AGND-related input signals, such as those that come from another analog block. The integrator output voltage is sent to the P0[3] pin. The Timer_8 User Module is required to pass the comparator bus signal to an external pin. The timer function is changed to the CRC, and pass mode is enabled in the firmware. This module is required only when the digital V/F converter output is directly passed to an external pin. If the output is sent to another digital module, the pass block is not required.

4.2 Circuit Operation

The Schmitt trigger thresholds are determined by supply voltage, selected analog ground, and the ratio of the internal resistors. The Schmitt trigger thresholds, \(V_{\text{th,low}}\) and \(V_{\text{th,up}}\), can be calculated easily using Equation 3 (all voltages are AGND related).

\[
V_{\text{th,low}} = \frac{R_1}{R_1 + R_2} V_{\text{AGND}};
\]

\[
V_{\text{th,up}} = \frac{R_1}{R_1 + R_2} (V_{\text{dd}} - V_{\text{AGND}})
\]

Equation 3

The SC integrator is a discrete system in that the integrator output voltage can be changed only during discrete time intervals. To switch the Schmitt trigger, the integrator signal should be greater than or equal to the trigger threshold. This results in two additional integration column sample clock periods for each output signal half-period integration time, as shown in Figure 14.

![Figure 14. Converter Operation](image)

The upper bound, \(N_{\text{sup}}\), and the lower bound, \(N_{\text{inf}}\), for the half-period integration time in units of column sample cycles can be estimated by using the following equations:

\[
N_{\text{sup}} = \left[ \frac{V_{\text{th,up}} - V_{\text{th,low}}}{\Delta V} \right] + 2; \quad N_{\text{inf}} = \left[ \frac{V_{\text{th,up}} - V_{\text{th,low}}}{\Delta V} \right]
\]

Equation 4

The \([\ ]\) denotes the integer part. The sample period for the SC block is the column clock signal, divided by 4, or:
\[ T_i = \frac{4}{F_C} \]  

Equation 5

\( F_C \) is the column frequency. Suppose that \( N_{inf} \gg 2, N_{cyc} = N_{inf} \sim N_{sup} \).

This takes into account that a single-period total integration time is a doubled half-period time:

\[ T_{out} = 2T_i \cdot N_{cyc} \]  

Equation 6

Combining Equations 2–5, the converter output frequency is given by:

\[ F_{out} = \frac{F_c}{8} \left( 1 + \frac{R_2}{R_1} \right) \times \frac{ACap}{FCap} \times \frac{V_m}{V_{dd}} \]  

Equation 7

**Note:** It is useful to substitute the following:

\[ \beta = \left( 1 + \frac{R_2}{R_1} \right)^{-1} \]  

Equation 8

This is because \( \beta \) can be assigned as a RefValue parameter in PSoC Designer when a programmable threshold comparator is used as a Schmitt trigger building block. So the final expression for the V/F output frequency, \( F_{out} \), is given by:

\[ F_{out} = \frac{F_c}{8\beta} \times \frac{ACap}{FCap} \times \frac{V_m}{V_{dd}} \]  

Equation 9

A more accurate expression for the V/F converter output frequency can be obtained using the value \( N_{inf} \) for an output signal half-period integration time estimation:

\[ F_{out} = \frac{F_c}{8} \left[ \beta \frac{V_{dd}}{V_m} \times \frac{FCap}{ACap} + 2 \right]^{-1} \]  

Equation 10

Equation 10 shows a linear relationship between frequency and input voltage, and its frequency depends on \( \beta, V_{dd}, V_m, F_C, ACap \), and \( FCap \). The highest frequency of operation is limited by \( F_c \), while other parameters are controlled by the user.

### 4.3 Test Results

Figure 15 illustrates the converter output signals. Figure 16 demonstrates the use of the converter as a frequency modulator.
To study converter transfer characteristics, the output frequency is measured for various input voltages, as shown in Figure 17. The ratio between the minimum and maximum frequency is near 100, which makes the converter suitable for many practical applications. Figure 18 depicts the transfer characteristic slope as a function of the input voltage. Note that the slope decreases with an increasing input voltage due to the constant value in the half-period integration time. See Equation 4. To examine the behavior of transfer characteristic slope with increasing input voltage, differentiate Equation 10 by $V_{in}$.

Figure 17. Transfer Characteristics

![Figure 17. Transfer Characteristics](image)
To study the influence of the power supply level on the output frequency, the PSoC supply is varied from 3.0 V to 5.25 V, and the input voltage is fixed to half the supply level. Figure 19 illustrates the relative frequency variation obtained during these measurements. The 5.25-V supply is used as a reference level.

Finally, the difference between the calculated and measured frequencies is estimated. For the 2.5-V input signal and 5-V supply level, the internal 24-MHz generator measures the frequency as 4993 Hz. The frequency calculated from Equation 9 is near 5212 Hz, which provides the relative frequency error of 4.2 percent. The primary error source is the assumption that the difference between the comparator thresholds is exactly equal to that of the integer number of the switched capacitance integrator voltage. As a result, the real half-period integration time is longer than the time evaluated by Equation 6. The more accurate Equation 10 predicts the value at 4938 Hz and the error at 1.1 percent.

Refer to Example 2: Integrator and Schmitt Trigger–Based V/F Converter for details on testing the example project.
5 Design Modifications

The proposed V/F converter can be used in various applications. Some adaptation may be required for certain situations. The integrator can be built using a CT block with an external resistor and capacitor. This will reduce possible jitter in the output signal at maximum frequencies, which improves the voltage conversion accuracy (when high-stability passive components are used) and linearity because the transfer characteristic slope is constant for the whole \( V_{IN} \) range. Because this design uses the power supply value as the converter reference voltage, the output frequency is dependent on the power supply value.

This is fine for sources such as strain gauges and some pressure sensors, which provide the ratiometric output signal, but it is problematic for devices that supply absolute voltage. In these situations, the two comparators that check the integrator signal relative to the internal reference can be used to switch a “memory cell” such as a Schmitt or LUT-based RS trigger to a control analog modulator.

6 Summary

This application note implemented a comparator-based and an integrator and Schmitt trigger–based V/F converter using PSoC 1. The advantage of the comparator-based V/F converter is its high frequency operation; its nonlinear response is a disadvantage. The integrator and Schmitt trigger–based V/F converter provides linear response, but it can be used only for frequencies less than 10 KHz. You can choose any method according to the application requirement.

About the Author

Name: Victor Kremin

Title: System Design/Architecture Engineering Director Senior

Background: Victor earned a radiophysics diploma in 1996 from Ivan Franko National Lviv University, a PhD degree in Computer Aided Design systems in 2000, and is presently working as Associate Professor at National University "Lvivska Polytechnika" (Lviv, Ukraine). His interests involve the full cycle of embedded systems design including various processors, operating systems, and target applications.
Appendix A: Testing the Example Projects

A.1 Example 1: Comparator-Based V/F Converter

This project demonstrates a wide-range, continuous-type V/F converter implemented with a PSoC 1 CT block.

A.1.1 Hardware Required

- CY3210 PSoCEval1 with 28-pin CY8C27443-24PXI PDIP
- Discrete capacitor (470 pF) and resistor (4.7 kΩ)
- CY3217 MiniProg1 or CY8CKIT-002 MiniProg3
- Jumper wires
- Oscilloscope

A.1.2 Test Procedure

1. Insert the CY8C27443-24PXI device into the 28-pin IC socket provided on the CY3210-PSoCEval1 board.
2. Program the device using MiniProg1 or MiniProg3 with the AN2161_Comparator_Based_VtoF.hex file available in the root directory of the AN2161_Comparator_Based_VtoF project attached with this application note.
3. To test the project with internal input voltage, connect the 470-pF capacitor between pin P0[1] and ground. Connect the 4.7K resistor between the VCC pin on jumper J5 and pin P0[1], as shown in Figure 20.

Figure 20. Hardware Connection for Testing Example 1 with Internal Input Voltage

4. Probe pins P0[1] and P1[1] to see the voltage across the capacitor and the output waveform respectively on the oscilloscope, as shown in Figure 9.
5. To test the project with external voltage input, connect the 470-pF capacitor between pin P0[0] and ground. Connect the input voltage to pin P0[3]. The input voltage can be derived from onboard potentiometer R7, as shown in Figure 21.

Figure 21. Hardware Connection for Testing Example 1 with External Input Voltage

6. Probe pins P0[3] and P1[0] to view the input and output waveform respectively on the oscilloscope, as shown in Figure 11.

A.2 Example 2: Integrator and Schmitt Trigger–Based V/F Converter
This project demonstrates a linear, continuous type of V/F converter implemented with PSoC 1 SC and CT blocks.

A.2.1 Hardware Required
- CY3210 PSoCEval1 with 28-pin CY8C27443-24PXI PDIP
- CY3217 MiniProg1 or CY8CKIT-002 MiniProg3
- Jumper wires
- Oscilloscope
- Function generator or DC power supply

A.2.2 Test Procedure
1. Insert the CY8C27443-24PXI device into the 28-pin IC socket provided on the CY3210-PSoCEval1 board.
2. Program the device using a MiniProg1 or MiniProg3 device with the AN2161_Integrator_Schmitt_Trigger_Based_VtoF.hex file available in the root directory of the AN2161_Integrator_Schmitt_Trigger_Based_VtoF project attached with this application note.
3. Apply a sinusoidal input voltage from the function generator or a DC voltage from a power supply to pin P2[1], as shown in Figure 22.

   **Note:** The input voltage should be greater than 0 V. If the input voltage is less than 0 V, it should be level shifted by referencing the voltage with respect to AGND.

   Figure 22. Hardware Connection for Testing Example 2

4. Probe pin P0[3] and pin P2[5] to see the sawtooth and square waveform respectively on the oscilloscope. The output waveform with a sinusoidal input voltage is shown in Figure 16, and the output voltage with a DC input voltage is shown in Figure 15.
Document History

Document Title: AN2161 - PSoC® 1-Based Voltage-to-Frequency Converter
Document Number: 001-35341

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>1513644</td>
<td>YARD_UKR</td>
<td>11/02/2007</td>
<td>New application note.</td>
</tr>
<tr>
<td>*A</td>
<td>3208958</td>
<td>BIOL_UKR</td>
<td>03/28/2011</td>
<td>Chip, boot.tpl, and UM versions updated.</td>
</tr>
<tr>
<td>*B</td>
<td>4383738</td>
<td>DCHE</td>
<td>05/19/2014</td>
<td>Sunset Review. Updated template.</td>
</tr>
<tr>
<td>*C</td>
<td>4856516</td>
<td>DCHE</td>
<td>07/28/2015</td>
<td>Merged AN58469 with this AN. Projects updated to PD5.4 SP1.</td>
</tr>
</tbody>
</table>
Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

<table>
<thead>
<tr>
<th>Category</th>
<th>Website</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automotive</td>
<td>cypress.com/go/automotive</td>
</tr>
<tr>
<td>Clocks &amp; Buffers</td>
<td>cypress.com/go/clocks</td>
</tr>
<tr>
<td>Interface</td>
<td>cypress.com/go/interface</td>
</tr>
<tr>
<td>Lighting &amp; Power Control</td>
<td>cypress.com/go/powerpsoc</td>
</tr>
<tr>
<td>Memory</td>
<td>cypress.com/go/memory</td>
</tr>
<tr>
<td>PSoC</td>
<td>cypress.com/go/psoc</td>
</tr>
<tr>
<td>Touch Sensing</td>
<td>cypress.com/go/touch</td>
</tr>
<tr>
<td>USB Controllers</td>
<td>cypress.com/go/usb</td>
</tr>
<tr>
<td>Wireless/RF</td>
<td>cypress.com/go/wireless</td>
</tr>
</tbody>
</table>

PSoC® Solutions

- psoc.cypress.com/solutions
- PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

- Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

PSoC is a registered trademark and PSoC Creator is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2007-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.