

Migrating from CY14B101L/STK14CA8 to CY14B101LA

Author: Ravi Prakash

Associated Project: No

Associated Part Family: CY14B101L/STK14CA8, CY14B101LA

Related Application Notes: None

AN55659 gives information for migrating from the nvSRAM parts CY14B101L/STK14CA8 to the CY14B101LA. This application note also lists the parameter differences between the parts and the design considerations when converting existing applications from CY14B101L/STK14CA8 to CY14B101LA.

Introduction

Cypress CY14B101LA is a 3 V, 1 Mbit (128 K x 8) nvSRAM in 0.13 micron technology. This part is functionally equivalent to CY14B101L/STK14CA8 (0.25 μ) and is intended as a drop in replacement. (STK14CA8 is the Simtek part number for CY14B101L.) This application note highlights the differences between the CY14B101L/STK14CA8 and the CY14B101LA and the parameters that must be considered while migrating.

Overview

The following tables compare the features and parameters of the two parts. As shown in [Table 1](#), the 1 Mbit nvSRAM is available in x8 and x16 configurations.

Table 1. Part Number Description

Description	Original Part Number	Replacement Part Number
128 Kb x 8	CY14B101L/STK14CA8	CY14B101LA

1 Mbit nvSRAM is also available in x16 I/O option (CY14B101NA) for new applications.

Feature Set

Both the parts share the same overall feature set and are available in the operation speed bins as given in [Table 2](#).

Table 2. Feature Set Comparison

Feature Set	CY14B101L/STK14CA8	CY14B101LA
AutoStore	Available	Available
Software STORE	Available	Available
Hardware STORE	Available	Available
AutoStore Enable/Disable	Available	Available
Software RECALL	Available	Available
Speed	-	20 ns
	25 ns	25 ns
	35 ns	-
	45 ns	45 ns
STORE Cycles	200,000	1,000,000
Data Retention	20 years at 55 °C	20 years at 85 °C

Operating Temperature Range

While CY14B101L/STK14CA8 is available in both commercial and industrial temperature ranges, CY14B101LA is offered only in the industrial temperature range.

Table 3. Operating Temperature Range Comparison

Operating Temperature Range	CY14B101L/STK14CA8	CY14B101LA
Commercial (0 to 70 °C)	Available	Not Available
Industrial (-40 to 85 °C)	Available	Available

Packages

CY14B101LA is pin compatible with CY14B101L/STK14CA8 and is available in the same packages and pin configurations, as well as in additional packages.

Table 4. Packages Comparison

Package	CY14B101L/STK14CA8	CY14B101LA
32-pin SOIC	Available	Available
48-pin SSOP	Available	Available
44-pin TSOPII	Not Available	Available

Parameters

The CY14B101LA is a drop in replacement for CY14B101L/STK14CA8 and requires no changes in the application board in most applications. However, the differences in parameters should be considered before replacing one part with the other. [Table 5](#) lists the differences in parameters between CY14B101L/STK14CA8 and CY14B101LA.

Table 5. Parameter Comparison

Parameter	Description	Speed	CY14B101L/STK14CA8		CY14B101LA		Unit
			Min	Max	Min	Max	
DC Parameters							
I_{CC1}	Average V_{CC} Current	20 ns	-	-	-	70	mA
		25 ns	-	70	-	70	
		35 ns	-	60	-	-	
		45 ns	-	55	-	52	
I_{CC2}	Average V_{CC} Current during STORE	-	-	3	-	10	mA
I_{CC3}	Average V_{CC} Current at $t_{RC} = 200$ ns, 3 V, 25 °C	-	10 (typ)		35 (typ)		
I_{CC4}	Average V_{CAP} Current during AutoStore Cycle	-	-	3	-	5	mA
I_{SB}	V_{CC} Standby Current	-	-	3	-	5	
V_{CAP}	Storage Capacitor	-	17 to 120		61 to 180		uF
AC Switching Parameters							
Read and Write cycle parameters are identical							
AutoStore / Power-Up RECALL Parameters							
t_{STORE}	STORE Cycle Duration	-	-	12.5	-	8	ms
t_{DELAY}	Time Allowed to Complete SRAM Write Cycle	20 ns	-	-	-	20	
		25 ns	1,000	70,000	-	25	
		35 ns	1,000	70,000	-	-	
		45 ns	1,000	70,000	-	25	
V_{HDIS}	HSB Output Disable Voltage	-	Not specified		-	1.9	V
t_{LZHSB}	HSB To Output Active Time	-	Not specified		-	5	
t_{HHHD}	\overline{HSB} High Active Time	-	Not specified		-	500	ns
Software Controlled STORE/RECALL Cycle Parameters							
t_{HA}	Address Hold Time	-	1	-	0	-	ns

Parameter	Description	Speed	CY14B101L/STK14CA8		CY14B101LA		Unit
			Min	Max	Min	Max	
t_{RECALL}	RECALL Duration	-	-	120	-	200	us
t_{SS}	Soft Sequence Processing Time	-	-	70	-	100	us
Hardware STORE Cycle Parameters							
	HSB LOW to STORE Busy	-	Not specified		-	25 (t_{DELAY})	ns
t_{DHSB}	HSB To Output Active Time when write latch not set	-	Not specified		-	25	ns

Critical Considerations

The impact of the differences in CY14B101LA with respect to the CY14B101L/STK14CA8 in existing applications are discussed in this section. System designers are recommended to review the detailed datasheets when migrating to the new part.

DC Parameters

I_{CC1} (Average current at full speed) is the same in CY14B101LA and hence power supply design in applications with CY14B101L/STK14CA8 would require no changes when replacing the nvSRAM with the CY14B101LA in spite of the higher values in the lower speed / higher standby current. The critical parameter to consider is the V_{CAP} .

V_{CAP}

V_{CAP} is the capacitor that provides the required charge for AutoStore to complete NV store of the SRAM data during power down. The required capacitor range is different for the two parts.

Table 6. V_{CAP} Comparison

Description	CY14B101L/STK14CA8	CY14B101LA
V_{CAP}	17 μF to 120 μF	61 μF to 180 μF
Voltage Rating	6 V	4 V

Therefore, in any existing application which uses a capacitor value outside the overlapping range (61 μF to 120 μF) the impact of capacitor dimensions needs to be considered while changing to the new capacitor. The capacitor voltage rating requirement is lower in CY14B101LA as the V_{CAP} voltage is not boosted above the V_{CC} voltage as done in the CY14B101L/STK14CA8.

Note The capacitor range is the absolute value of the capacitor, net of tolerance.

AC Switching Parameters

The AC parameters are identical between the CY14B101LA and the CY14B101L/STK14CA8 for identical speed grades. For replacing 35 ns speed parts, choose the 25 ns speed

parts as replacement (since 35 ns speed grade is not available in the CY14B101LA).

AutoStore/Power-Up RECALL Parameters

The AutoStore/Power-Up RECALL parameters are better in the CY14B101LA compared to the CY14B101L/STK14CA8 and hence applications would not require any changes during migration. The improvements are listed under the [Details of Improvement](#) section.

Software Controlled STORE/RECALL Cycle Parameters

The Software RECALL time (t_{RECALL}) and Soft sequence processing time (t_{SS}) are higher in CY14B101LA as described in [Table 7](#).

Table 7. Software Controlled STORE/RECALL Cycle Parameters Comparison

Description	CY14B101L/STK14CA8	CY14B101LA
t_{RECALL}	120 μs	200 μs
t_{SS}	70 μs	100 μs

This difference could require firmware change in the existing application to increase the controller wait state when software RECALL or AutoStore Enable/Disable cycles are initiated.

Note In the CY14B101L/STK14CA8, reads/writes are only inhibited after t_{SS} and only for the STORE or RECALL command. In the CY14B101LA, reads/writes are inhibited after t_{DELAY} and remain disabled until the end of the soft command (t_{SS} or t_{RECALL} or t_{STORE}). This is an improvement but applications where reads/writes are performed within the t_{SS} time after initiating a software sequence would require firmware change to include the wait time.

Software Sequence

The CY14B101LA has been designed to be compatible with the CY14B101L/STK14CA8 in the software sequence modes. Hence, the same Software STORE and RECALL

address sequences in the CY14B101L/STK14CA8 works in CY14B101LA, requiring no firmware change.

Hardware STORE Cycle Parameters

The Hardware STORE parameters are improved in the CY14B101LA and hence applications would not require any changes during migration. The improvements are listed under the [Details of Improvement](#) section. No changes are required in applications.

STORE Cycles

The NV STORE cycles endurance in the CY14B101LA is improved five times compared to the older technology giving it one million STORE cycles against 200 K STORE cycles in the older part.

Data Retention

The Data Retention in CY14B101LA part is improved from the older technology part. The CY14B101LA has data retention of 20 years at 85 °C against the CY14B101L/STK14CA8 data retention of 20 years at 55 °C. This would translate to over 20 times improvement in data retention at the same temperatures.

Details of Improvement

Hardware STORE Related Improvements

$\overline{\text{HSB}}$ Pin (Hardware STORE Busy Indication/Hardware STORE Initiation)

The $\overline{\text{HSB}}$ pin of the nvSRAM is an open drain I/O pin used to indicate or initiate a STORE operation. When a STORE operation is in progress, nvSRAM pulls the $\overline{\text{HSB}}$ pin low to indicate that the device is busy and cannot be accessed for read/write operation. During normal operation, the $\overline{\text{HSB}}$ pin can be pulled low to initiate a Hardware STORE operation.

As shown in [Table 5](#), several timing parameters related to the $\overline{\text{HSB}}$ pin input and output have changed from CY14B101L/STK14CA8 to CY14B101LA. All of these

changes are improvements from the original part specification and should be considered as added benefits in your system while migrating to the new part number.

t_{DELAY}

If a write latch is set and the $\overline{\text{HSB}}$ pin is pulled low, CY14B101L/STK14CA8 enables 1 μs to 70 μs time for write operations to complete before STORE operation begins and reads and writes are inhibited. This potentially enables inadvertent data to be written to the nvSRAM during the t_{DELAY} duration.

Note Write Latch: When a write operation is done, a ‘write latch’ is set internally. When $\overline{\text{HSB}}$ is pulled low, nvSRAM checks this write latch before initiating a STORE. This is done to prevent any unnecessary loss of endurance cycles.

In CY14B101LA, the t_{DELAY} parameter enables only one write cycle time for any ongoing write to complete after $\overline{\text{HSB}}$ pin is pulled low. This improvement provides better security from inadvertent write operations.

Also, if $\overline{\text{HSB}}$ pin is pulled low externally for a minimum of t_{PHSB} time on CY14B101LA, the output driver of $\overline{\text{HSB}}$ pin pulls the pin low only indicating a STORE operation within 20 to 25 ns (t_{DELAY}). This parameter for $\overline{\text{HSB}}$ low to STORE busy is not specified in the CY14B101L/STK14CA8. (See [Figure 1](#) and [Figure 2](#))

$\overline{\text{HSB}}$ LOW When Write Latch Not Set

If no writes are performed since the last STORE/RECALL operation, STORE operation does not start when $\overline{\text{HSB}}$ is pulled low. However, the $\overline{\text{HSB}}$ pin is still internally pulled low for 1 μs to 70 μs (t_{DELAY}) time in the CY14B101L/ STK14CA8 device.

CY14B101LA device does not pull the $\overline{\text{HSB}}$ pin low internally if write latch is not set. This improvement prevents the possibility of being in an infinite loop when $\overline{\text{HSB}}$ pins of two nvSRAM devices are ganged.

Figure 1. CY14B101L/STK14CA8: AC Parameters Related to $\overline{\text{HSB}}$





Figure 2. CY14B101LA: AC Parameters Related to $\overline{\text{HSB}}$




Power-Up Recall Related Improvements

Additional parameters are specified in CY14B101LA, such as $\overline{\text{HSB}}$ Output Disable Voltage (V_{HDIS}), $\overline{\text{HSB}}$ To Output Active Time (t_{LZHSB}), and $\overline{\text{HSB}}$ High Active Time (t_{HHHD}), which helps in system design. See Figure 3 and Figure 4 for the definition of the additional specs in power-up. Also,


note that $\overline{\text{HSB}}$ remains low until the end of the power-up in the new part. This would guard against the system inadvertently thinking the part has completed the boot up prior to real completion.

Figure 3. CY14B101L/STK14CA8: Power-Up Recall



Note Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH}

Figure 4. CY14B101LA: Power-Up Recall



Summary

The application note discusses the differences between CY14B101LA in the latest 0.13 micron technology and CY14B101L/STK14CA8 in the 0.25 micron technology. Several parameters related to $\overline{\text{HSB}}$ and power-up have improved / specified in the new device enabling faster device response, greater data security, and ease of design.

CY14B101LA is pin compatible and can replace the CY14B101L/STK14CA8 device with no changes in application board in most applications. Value of V_{CAP} in the existing design and the controller wait state during software RECALL and AutoStore Enable/Disable cycles need to be considered while migrating.

Document History

Document Title: Migrating from CY14B101L/STK14CA8 to CY14B101LA – AN55659

Document Number: 001-55659

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2773089	PSR	10/01/2009	New Spec.
*A	3016464	PSR	09/01/2010	Changed STORE cycles of CY14B101LA in Table 2 to 1,000,000 and added a paragraph under Critical Consideration indicating the improvement.
*B	3556305	GVCH	03/20/2012	Updated template Changed title from "Converting" to "Migrating" Text and drawing updates for more clarity. No change in technical content.
*C	4168519	GVCH	10/21/2013	Obsolete document.
*D	4221941	GVCH	12/16/2013	Document reactivated. Updated in new template.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
Optical Navigation Sensors	cypress.com/go/ons
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/usb
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

All trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor Phone : 408-943-2600
198 Champion Court Fax : 408-943-4730
San Jose, CA 95134-1709 Website : www.cypress.com

© Cypress Semiconductor Corporation, 2009-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.