Please note that Cypress is an Infineon Technologies Company.
The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**
The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**
Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.
THIS SPEC IS OBSOLETE

Spec No: 001-71994

Spec Title: CRYSTAL PARAMETERS RECOMMENDATION FOR CYPRESS FREQUENCY SYNTHESIZERS

Sunset Owner: Hiromu Takehara (xht)

Replaced by: NONE
Crystal Parameters Recommendation for Cypress Frequency Synthesizers

Cypress Semiconductor
White Paper

Executive Summary
The document describes crystal oscillator of Cypress clock synthesizers. It explains about crystal parameters calculation and its recommendation for Cypress frequency synthesizers. At last, general error budget analysis is given for PPM error.

The note applies specifically to Cypress frequency synthesizers and not to Cypress Clock Buffers.

Introduction
A PLL-based frequency synthesizer uses a reference input to generate output clocks. The reference can be provided by a quartz crystal or an external clock source. The accuracy and stability of the output clock is directly proportional to that of the reference. Thus, it is important to provide a stable, accurate, and appropriate reference input.

Figure 1. Typical PLL-based Frequency Synthesizer

Cypress’s PLL-Based Frequency Synthesizers
Figure 1 shows the block diagram of a typical PLL-based frequency synthesizer. The reference input to the PLL comes from an on-chip crystal oscillator that is the architecture of all Cypress clock generators. Figure 2 on Page 2 shows the circuitry of the on-chip crystal oscillator (Pierce oscillator) that is formed by components R, G, Ci, and Co, where G is a linear inverter. For this circuit to produce an electrical clock, a quartz crystal needs to be connected between the XTALIN and XTALOUT pins.

The equivalent circuit of a quartz crystal is shown in Figure 3 on page 2. Co is the shunt or static capacitance of the crystal, R1 is the motional resistance, L1 is the motional inductance, and C1 is the motional capacitance of the crystal. R1, L1, and C1 are determined by the mechanical properties of the crystal (they are in the motional arm of the crystal and their circuit effects only exist when the crystal is oscillating). The effective reactance curve of the crystal is shown in Figure 4 on page 2.
When connected as a feedback element in an oscillator circuit that has a no phase shift (0°), the crystal oscillates at the series resonating frequency (fs) given by

\[ f_s = \frac{1}{2\pi \sqrt{L_1 C_1}} \]

Equation 1

A Pierce oscillator has a 180° phase shift on the amplifier and needs another 180° phase shift from the feedback element. The feedback element in this case is a crystal along with a capacitive load, and the frequency of oscillation of the crystal (and oscillator circuit) is in the ‘area of parallel resonance’. The actual value of the crystal oscillator is parallel to the resonating frequency that is dependent on the capacitive loading seen by the crystal and is given by

\[ f_p = f_s \left\{ \frac{C_1}{2(C_0 + C_L) + 1} \right\} \]

Equation 2

Where \( C_L \) = Capacitive loading seen by the crystal. For example, a 14.318 MHz parallel resonant crystal tuned to a Cload = 18 pF will oscillate at 14.318 MHz (not including tolerance) when it is placed in a Pierce oscillator (parallel oscillator) circuit that offers a capacitive loading \( C_L = 18 \) pF. If the capacitive loading seen by the crystal in the Pierce oscillator circuit were different from the rated Cload, the change in frequency from the rated frequency is given in Equation 3.
Crystal Parameters Recommendation for Cypress Frequency Synthesizers

\[
\frac{f_{p\text{(rated)}} - f_{p\text{(actual)}}}{f_{p\text{(rated)}}} = \frac{C_1}{2} \left( \frac{1}{C_0 + C_{\text{load}}} - \frac{1}{C_0 + C_L} \right)
\]

Equation 3

\(f_{p\text{(rated)}}\) = frequency rating of crystal

\(f_{p\text{(actual)}}\) = actual frequency of oscillation in oscillator circuit

\(C_{\text{load}}\) = Capacitive loading rating of crystal

\(C_L\) = Capacitive loading seen by crystal in oscillator circuit.

If a series resonant crystal (which is a crystal whose rated frequency is \(f_s\)) is used in a Pierce oscillator circuit, the frequency of oscillation will be higher than the rated frequency by 0.02% or 200 ppm. The actual value of frequency can be calculated from Equation 2.

**Crystals Recommended for Cypress Clock Generators**

Figure 5 shows the required connection of a crystal to an on-chip oscillator of a PLL-based frequency synthesizer. For best results in fundamental mode, a parallel resonant crystal should be used. The load capacitance of this crystal \((C_{\text{load}})\) must match the load capacitance of the oscillator circuitry \((C_o)\), as seen by the crystal. As shown in Figure 5, under normal AC conditions, \(C_o\) will be in series with \(C_{i2}\). Thus,

\[
C_L = \frac{C_0 \times C_{i2}}{C_0 + C_{i2}}
\]

Equation 4

\(C_L = 17\) pF. However, if parasitics are accounted for,

\[
C_L = \frac{C_{\text{eq}} \times C'_{i2\text{eq}}}{C_{\text{eq}} + C'_{i2\text{eq}}}
\]

Equation 5

Where, \(C_{\text{eq}} = C_o + 2\) pF \(C'_{i2\text{eq}} = C_{i2} + 2\) pF

Which results in \(C_L = 18\) pF.

Hence, in fundamental mode, a parallel-resonant crystals with \(C_{\text{load}} = 17\) to 18 pF should be used for best results with Cypress clock generators. If the \(C_{\text{load}}\) of the crystal does not equal 17 or 18 pF, the output frequency will be somewhat different from the target. Since capacitors \(C_{i2}\) and \(C_o\) are on-chip, no additional external components are required for operation, provided a crystal with matched \(C_{\text{load}}\) is used.
A Patch for Crystals with an Unmatched Cload

As shown in Figure 6 on page 5, Cypress recommends the addition of an external capacitor, C_{ext}, on or close to the XTAL OUT pin to compensate for a C_{load}>18 pF. C_{load} and C_{ext} are in parallel that under AC conditions are in series with C_{i2}. Solving the following equation for C_{ext} that accounts for parasitic,

\[
C_L = \frac{C_{i2eq} \times (C_{eq} + C_{ext})}{C_{i2eq} + (C_{eq} + C_{ext})}
\]

Equation 6

Equation 6 gives the value of the external capacitor required for a crystal with C_{load}=20 pF, C_{ext}=9 pF. When C_{load}<17 pF, solving Equation 7 (does not account for parasitic) for C_{ext} results in a negative capacitance value.

\[
C_L = \frac{C_{i2} \times (C_{i1} + C_{ext})}{C_{i2} + (C_{i1} + C_{ext})}
\]

Equation 7

Thus, there is no patch available, instead the user needs to use a crystal with C_{load}=17 to 18 pF. Using a capacitor in series with the XTALIN or XTALOUT pin will reduce the C_{load} seen by the crystal, but will cause start-up problems. This is because the crystal needs to have a DC voltage across it to start oscillations. And if a capacitor is used in series with the XTALIN and XTALOUT pins, this capacitor will block any DC voltage normally applied to the crystal on start-up.

Using a Series Resonant Crystal

In general, using a series resonant crystal with a parallel resonant circuit will introduce an error on the output frequencies of the device. For Cypress’s on-chip oscillator, using a series resonant crystal will typically add a 500 ppm (.05%) error on the output frequencies. For some applications, such as time keeping, choosing the right crystal type is crucial. For example, a 50 ppm error in the reference frequency produces a real time clocking error of two minutes per month. Thus, the user must ensure that proper crystals are used with Cypress clock generators.

Special Case: 32.768 kHz Crystal

The CY2291 offer internal parallel resonant oscillation circuitry that can produce a 32.768 kHz signal, which is commonly used as a real time clock. Since the internal circuitry does not have a biasing resistor on-chip, a 10-MΩ resistor must be placed in parallel to the 32.768-kHz crystal, as shown in Figure 6 on page 5. Performing the calculations based on Equation 4 and Equation 5 results in a crystal requirement of C_{load}=12 to 13 pF. If the crystal has C_{load}>13 pF, then a C_{ext}, as calculated from Equation 6, is needed. If the Cload of the crystal is less than 12 or 13 pF, a capacitor cannot be placed in series with the 32XIN or 32XOUT pin, as explained before.

Using an External Signal Source

Frequently, a frequency synthesizer is driven by an external signal source rather than a crystal. In this case, the external clock should be driven in on the XTALIN pin, and the XTALOUT pin must be left floating. Cypress also recommends using a small coupling capacitor in series with the signal, as shown in Figure 7 on page 5. Such a capacitor provides the benefits of reduced loading of the signal source and restoration of duty cycle, as explained below.

Reduced Loading

As shown in Figure 7 on page 5, the two internal capacitors are each 34 pF. Without the coupling capacitor C_{i1}, the frequency source is effectively driving C_{eff}=34 pF (not accounting for parasitics), where C_{eff} is the effective load capacitance seen by the driver. C_{eff} is reduced by the addition of C_{i2} in series with C_{i1}. Now,

\[
C_{eff} = \frac{C_{i1} \times C_{i2}}{C_{i1} + C_{i2}}
\]

Equation 8

For example, C_{i1}=22 pF and C_{i2}=34 pF results in C_{eff}=13.4 pF. In this case, C_{eff} is reduced by 62%, which results in reduced loading of the frequency source, reduced power supply noise, and thus improved signal transition times. While the load is reduced, so is the amplitude of the signal at XTALIN according to the following equation:

\[
V_{i2} = V_{i1} \frac{C_{i1}}{C_{i1} + C_{i2}}
\]

Equation 9
Using the same numbers, as in the example above, and setting the input voltage $V_{i1} = 5 \, V_{pp}$ results in $V_{i2} = 2 \, V_{pp}$. However, the reduction in amplitude is not a problem since the linear inverter, $G_1$, helps bias and re-amplifies the signal. Specifically, the DC level of $V_{in}$ equals the DC level of $V_{out}$, and thus the DC level is biased to $V_{DD}/2$ (CMOS threshold level). Furthermore, the amplifier circuit, consisting of $G_1$ and feedback resistor $R_b$, results in an AC gain of the signal.

**Figure 6. Using a 32.768 kHz Crystal**

![Diagram of a 32.768 kHz Crystal](image)

**Figure 7. Using an External Driver as Reference**

![Diagram of an External Driver Reference](image)

**Restoration of Duty Cycle**

Typically a waveform at XTALOUT, with a duty cycle of 35%–65%, can have the duty cycle restored close to 50%. This restoration can be seen on the output of $G_2$, in Figure 7, which is typically the XBUF pin on most devices. Both the matched characteristics of $G_1$ and $G_2$, and the R-C components work to restore the duty cycle, the mechanism being an AC gain and their effect on DC biasing, as mentioned. However, duty cycle regulation is reduced by $G_1$ saturating near $V_{DD}$ or ground. To keep $G_1$ in the linear region, $C_{i1}$ should not be too large. A smaller $C_{i1}$ reduces signal amplitude, thus improving linearity.

**Coupling Capacitor Value**

For $V_{i1} = 5 \, V_{pp}$ applied to a Cypress device, a capacitor value of $C_{i1} = 22$ to $24 \, pF$, placed as close to the XTALIN pin as possible, is recommended. Using $C_{i1} = 22$ to $24 \, pF$ provides $2 \, V_{pp}$ around an average DC level of $V_{DD}/2$ at XTALIN, as well as reduced loading and restored duty cycle. Cypress clock generators require $V_{i2} = 2 \, V_{pp}$. Thus for $5 \, V$ input signal ($V_{i1} = 5 \, V_{pp}$), $V_{i2} = 2 \, V_{pp}$, and $C_{i2} = 34 \, pF$, solving Equation 8 results in $C_{i1} = 22 \, pF$. Accounting for parasitics by substituting $C_{i2eq} = 36 \, pF$ for $C_{i2} = 34 \, pF$, the result is $C_{i1} = 24 \, pF$. For a $3.3 \, V$ input signal ($V_{i1} = 3.3 \, V_{pp}$), $V_{i2} = 2 \, V_{pp}$, and $C_{i2} = 34 \, pF$, solving Equation 8 results in $C_{i1} = 52 \, pF$. Accounting for parasitics results in $C_{i1} = 55 \, pF$. 

**Figure 6. Using a 32.768 kHz Crystal**

![Diagram of a 32.768 kHz Crystal](image)

**Figure 7. Using an External Driver as Reference**

![Diagram of an External Driver Reference](image)
General Error Budget Analysis

As in any good design, an error budget should be calculated. Several sources of error must be taken into account.

- Reference source frequency tolerance (ppm); specified by manufacturer of reference
- Reference source temperature stability (ppm); specified by manufacturer of reference
- Crystal Oscillator process variation (ppm); specified by clock chip manufacturer
- Crystal Oscillator supply voltage and temperature stability (ppm); specified by clock chip manufacturer

The following example uses typical error values for crystals and Cypress clock devices.

Example: Addition of Relevant Sources of Error

<table>
<thead>
<tr>
<th>Source of Error</th>
<th>Error in ppm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference Source, Crystal Frequency tolerance</td>
<td>±50 ppm</td>
</tr>
<tr>
<td>Temperature stability</td>
<td>±30 ppm</td>
</tr>
<tr>
<td>Crystal Oscillator in Cypress Clock Generator</td>
<td>±20 ppm</td>
</tr>
<tr>
<td>Process Variation</td>
<td>±05 ppm</td>
</tr>
<tr>
<td>Voltage and Temperature stability</td>
<td>±105 ppm</td>
</tr>
<tr>
<td>Total</td>
<td>±105 ppm</td>
</tr>
</tbody>
</table>

Summary

Cypress recommends the following for our clock generators. For designs that use a crystal for the input reference, the crystal should be parallel resonant, and must have $C_{load} = 17$ to 18 pF. If $C_{load} > 18$ pF, then use an external capacitor, as shown in Figure 5 on page 3, with $C_{ext}$ calculated from Equation 6. If $C_{load} < 17$ pF, then use a crystal with $C_{load} = 17$ to 18 pF. For designs using the 32.768-kHz circuitry, a parallel resonant crystal with $C_{load} = 12$ to 13 pF must be used. A 10 MΩ biasing resistor must be placed in parallel with the crystal. 5 V designs using an external clock source must AC couple the clock input with a 22- to 24-pF capacitor in series with the clock source. 3.3 V designs should use a 52- to 55-pF coupling capacitor instead.
**Document History page**

<table>
<thead>
<tr>
<th>Document Title: Crystal Parameters Recommendation for Cypress Frequency Synthesizers</th>
<th>Document Number: 001-71994</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revision</td>
<td>ECN</td>
</tr>
<tr>
<td>----------</td>
<td>---------</td>
</tr>
<tr>
<td>*A</td>
<td>4066319</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>