S6E1A1 DMA Timeout BT UART | Cypress Semiconductor
S6E1A1 DMA Timeout BT UART
MFS0 is initialized to UART mode, 8N1 and 115.2 kBits/s.
BT0 is initialized to one-shot mode, retriggerable and count time of 1 s.
Some strings are output and finally each received character is stored in a buffer via UART0-RX-DMA (ch.1). If there is no reception for more than 1 s, the BT0 counter underflows and its interrupt service routine is called for notification that there was a time-out caused of a reception bus idle state.
The BT0 is retriggerd via DMA (ch. 0), writing the retrigger value to TMCR at each UART4 RX IRQ demand.
Note that the UART's DMA must have a lower DMA priority than the timer DMA, because it clears the request flag after reading the RDR via DMA. The DMA for the timer would be cleared during that otherwise.
This content contains information on Cypress products that have been migrated from Spansion's website in conjunction with our merger. Although marked with the name of the company that developed the material (Spansion or Fujitsu), Cypress continues to offer the content to our customers. There is no change to this information as a result of this migration. Future revisions will occur when appropriate, and changes will be noted in the revision history.