You are here

L3 SYSC and EIC sample project | Cypress Semiconductor

L3 SYSC and EIC sample project

Last Updated: 
Jun 21, 2016

The project includes all basic MCU startup code and the FCR4 Low Level
Library (L3), containing several peripheral modules.
This SYSC sample application demonstrates entering PSS mode and wake-up
through EIC.
The application will configure the system controller for PSS STATE transition.
Two separate functions ('PreparePssProfile'and 'PrepareRunProfile') are
available for RUN and PSS profile configuration where power and clock domains
are selectable.
When pressing switch button , the system enters PSS. Pressing
again will wake up the system.

This content contains information on Cypress products that have been migrated from Spansion's website in conjunction with our merger. Although marked with the name of the company that developed the material (Spansion or Fujitsu), Cypress continues to offer the content to our customers. There is no change to this information as a result of this migration. Future revisions will occur when appropriate, and changes will be noted in the revision history.