L3 PSS SEEP SLEEP sample project | Cypress Semiconductor
L3 PSS SEEP SLEEP sample project
The project includes all basic MCU startup code and the FCR4 Low Level
Library (L3), containing several peripheral modules.
The application will output some text on the Starterkit serial port (USB)
using USART0 on the MCU. The communication parameters are 115.2 kbit/sec, 8N1.
The user can input some data which will be send back as echo.
The application will configure the system controller for PSS STATE transition. Two seperate functions ('PreparePssProfile'and 'PrepareRunProfile') are
available for RUN and PSS profile configuration where power and clock domains are selectable.
After configuration of RUN/PSS profile the PSS state will be entered after
key is pressed. There is no wake-up implemented, the sample is
intended for current measurements. The low power mode current consumption can be measured on JP15 (MCU_VDD).
This content contains information on Cypress products that have been migrated from Spansion's website in conjunction with our merger. Although marked with the name of the company that developed the material (Spansion or Fujitsu), Cypress continues to offer the content to our customers. There is no change to this information as a result of this migration. Future revisions will occur when appropriate, and changes will be noted in the revision history.