You are here

Cache + MPU SW example project for MB9DF126 | Cypress Semiconductor

Cache + MPU SW example project for MB9DF126

Last Updated: 
Jun 21, 2016
Version: 
1.0

Cache + MPU SW example project for MB9DF126, demonstrating effect of data manipulation by CPU and other bus masters while D-cache is enabled. A MPU region is configured as non-cacheable to prevent the effect of inconsistent data.

This content contains information on Cypress products that have been migrated from Spansion's website in conjunction with our merger. Although marked with the name of the company that developed the material (Spansion or Fujitsu), Cypress continues to offer the content to our customers. There is no change to this information as a result of this migration. Future revisions will occur when appropriate, and changes will be noted in the revision history.