PSoC® 4: PSOC 4500S Datasheet PROGRAMMABLE SYSTEM-ON-CHIP (PSOC) | Cypress Semiconductor
PSoC® 4: PSOC 4500S Datasheet PROGRAMMABLE SYSTEM-ON-CHIP (PSOC)
Last Updated:
Jun 16, 2020
Version:
*B
PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing.
PSoC 4500S is a member of the PSoC 4 platform architecture. It is a combination of a microcontroller with hardware accelerators for computation, standard communication and timing peripherals, a capacitive touch-sensing system (CapSense®), improved programmable analog blocks, and programmable connectivity. PSoC 4500S family is a very analog-rich chipset containing two independent SAR ADCs and up to five Opamp/Comparator blocks.
PSoC 4500S Features
- 32-bit Arm Cortex-M0+ CPU
- Up to 256KB Flash and 32KB SRAM
- DMA channels
- Hardware accelerators for divide and square-root computation
- Programmable Analog including ADCs (two 12-bit SAR ADCs), Amplifiers, Comparators, and MUXs
- Programmable Digital (Smart I/O™)
- Low-Power 1.71-V to 5.5-V Operation
- Capacitive Sensing including Gestures, Proximity, and Liquid Tolerance
- LCD Drive Capability including Character and Segment LCD support
- Serial Communication
- Timing and Pulse-Width Modulation
- Up to 53 Programmable GPIO Pins
- Industry-Standard Tool Compatibility
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.