You are here

CY8C24094, CY8C24794, CY8C24894, CY8C24994: PSoC® Programmable System-on-Chip™ | Cypress Semiconductor

CY8C24094, CY8C24794, CY8C24894, CY8C24994: PSoC® Programmable System-on-Chip™

Last Updated: 
Jun 09, 2020
Version: 
AN

PSoC® Programmable System-on-Chip™

Features

  • XRES pin to support in-system serial programming (ISSP) and external reset control in CY8C24894
  • Powerful Harvard-architecture processor
  • Advanced peripherals (PSoC® Blocks)
  • Full speed USB (12 Mbps)
  • Flexible on-chip memory
  • Programmable pin configurations
  • Precision, programmable clocking
  • Additional system resources
  • For more, see pdf

PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts. The PSoC architecture, shown in "Logic Block Diagram" on page 1, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C24x94 PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 56 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.