You are here

CY7C4021KV13, CY7C4041KV13: 72-Mbit QDR™-IV HP SRAM | Cypress Semiconductor

CY7C4021KV13, CY7C4041KV13: 72-Mbit QDR™-IV HP SRAM

Last Updated: 
Aug 15, 2017



  • 72-Mbit density (4 M × 18, 2 M × 36)
  • Total Random Transaction Rate of 1334 MT/s
  • Maximum operating frequency of 667 MHz
  • Read latency of 5.0 clock cycles and Write latency of 3.0 clock cycles
  • Two-word burst on all accesses
  • Dual independent bi-directional data ports
  • Single address port used to control both data ports
  • Single data rate (SDR) control signaling
  • For more, see pdf


Functional Description


The QDR-IV HP (High-Performance) SRAM is a high performance memory device that has been optimized to maximize the number of random transactions per second by the use of two independent bi-directional data ports.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.