You are here

CY7C1480BV25: 72-Mbit (2 M × 36) Pipelined Sync SRAM | Cypress Semiconductor

CY7C1480BV25: 72-Mbit (2 M × 36) Pipelined Sync SRAM

Last Updated: 
Jun 24, 2016
Version: 
*N

72-Mbit (2M x 36) Pipelined Sync SRAM

Features

  • Supports bus operation up to 250 MHz
  • Available speed grades are 250, 200, and 167 MHz
  • Registered inputs and outputs for pipelined operation
  • 2.5-V core power supply
  • 2.5-V I/O operation
  • Fast clock-to-output time
    • 3.0 ns (for 250 MHz device)
  • Provide high performance 3-1-1-1 access rate
  • User selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
  • For more, see pdf

Functional Description

The CY7C1480BV25 SRAM integrates 2 M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.