CY7C1460SV25/CY7C1462SV25, 36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture | Cypress Semiconductor
CY7C1460SV25/CY7C1462SV25, 36-Mbit (1M × 36/2M × 18) Pipelined SRAM with NoBL™ Architecture
The CY7C1460SV25/CY7C1462SV25 are 2.5 V, 1M × 36/2M × 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL) logic, respectively. They are designed to support unlimited true back to back Read/Write operations with no wait states.
Dear valued customer,
Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you.
Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.
For the full version of this message, please download the PDF version.