You are here

AN95599 - Hardware Design Guidelines for EZ-PD™ CCG2 | Cypress Semiconductor

AN95599 - Hardware Design Guidelines for EZ-PD™ CCG2

Last Updated: 
Mar 17, 2021
Version: 
*C

AN95599 provides hardware design and PCB layout guidelines for EZ-PD™ CCG2. These guidelines will help to ensure the best performance with respect to signal integrity and full electrical compliance with the USB Power Delivery and Type-C specification.

Introduction

EZ-PD™ CCG2 is Cypress’s second generation USB Type-C controller that has an Arm® Cortex®-M0 with 32KB flash. EZ-PD™ CCG2 is optimized for all cable applications including passive EMCA, active EMCA and cable adapters.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.