You are here

AN81623 - PSoC® 3, PSoC 4, and PSoC 5LP Digital Design Best Practices | Cypress Semiconductor

AN81623 - PSoC® 3, PSoC 4, and PSoC 5LP Digital Design Best Practices

Last Updated: 
May 30, 2020
Version: 
*F
AN81623 gives a brief introduction to the digital hardware design theory and then describes the powerful and highly flexible digital subsystems in PSoC 3, PSoC 4 (4200 family), and PSoC 5LP. It describes best practices for digital design using PSoC Creator, and shows how to use static timing analysis (STA) report files.

PSoC 3, PSoC 4, and PSoC 5LP have a powerful and flexible programmable digital peripheral system. In addition to a set of fixed function blocks (4 timers, I2C, USB, CAN), they offer as many as 24 programmable Universal Digital Blocks (UDBs) and an extensive signal routing system called the Digital System Interconnect (DSI).

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.