You are here

AN69702 - 72-Mbit RHQDRII+™ Power Modes | Cypress Semiconductor

AN69702 - 72-Mbit RHQDRII+™ Power Modes

Last Updated: 
Mar 02, 2021
Version: 
*C

High speed source synchronous semiconductor devices rely on clock synthesis circuits (DLL- Delay Lock Loop / PLL – Phase Lock Loop) to mitigate on die clock skews. The 72-Mbit RHQDRII™+ SRAM uses a DLL to ensure output data and echo clocks (Strobe) are edge aligned and de-skewed with respect to the source clock. However, all DLLs/PLLs require a certain number of clock cycles to attain “lock” during which the device will not reliably operate. This application note discusses the required steps necessary to effectively transition between maximum performance and power saving modes with proper DLL operation.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.