You are here

AN65974 - Designing with the EZ-USB™ FX3 slave FIFO interface | Cypress Semiconductor

AN65974 - Designing with the EZ-USB™ FX3 slave FIFO interface

Last Updated: 
Sep 13, 2021
Version: 
*P

AN65974 describes the synchronous Slave FIFO interface of EZ-USB FX3. The hardware interface and configuration settings for the FLAGs are described in detail with examples. The application note includes references to GPIF™ II Designer to make the Slave FIFO interface easy to design with. Two complete design examples are provided to demonstrate how you can use the synchronous Slave FIFO to interface an FPGA to FX3.

Please refer to the SuperSpeed Code Examples for more examples.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.