AN42468 - On-Die Termination for QDR(R) II+/DDR II+ SRAMs | Cypress Semiconductor
AN42468 - On-Die Termination for QDR(R) II+/DDR II+ SRAMs
AN42468 discusses on-die termination (ODT) scheme, implementation, advantages and power calculation for the QDRII+ and DDRII+ family of Synchronous SRAMs on the 65-nm technology devices.
ODT has the following advantages:
- Improves signal integrity by having termination closer to the device inputs
- Simplifies board routing
- Saves board space by eliminating external resistors
- Reduces cost involved in using external termination resistors
For ODT-enabled QDRII+ and DDRII+ SRAMs, ODT is offered on the following input signals:
- Input clocks (K and Kb clocks)
- Data input signals
- Control signals (Byte Write Select signals)
The figure below shows the ODT implementation for Cypress QDRII+/DDRII+ SRAMs:
Clicking on the link below provides a tool which enables calculation of the Idd current for desired frequency, total Power consumption and Junction temperature for Sync SRAMs
Please refer to the respective product datasheets to get the Vdd voltage and Idd current used in the formula.
|File Title||Language||Size||Last Updated|
|AN42468 On-Die Termination for QDR(R) II+/DDR II+ SRAMs.pdf||English||239.87 KB||05/26/2020|
|AN42468 On-Die Termination for QDR II+/DDR II+ SRAMs (Chinese).pdf||Chinese||395.23 KB||11/23/2015|
|AN42468 On-Die Termination for QDR II+/DDR II+ SRAMs (Japanese).pdf||Japanese||415.03 KB||11/23/2015|
Need help? Ask a question and find answers in the Cypress Developer Community Forums.
Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.
|Active Current (IDD) Calculator||09/23/2011|