AN4065 - QDR®-II, QDR-II+, DDR-II, and DDR-II+ Design Guide | Cypress Semiconductor
AN4065 - QDR®-II, QDR-II+, DDR-II, and DDR-II+ Design Guide
Last Updated:
May 14, 2020
Version:
*I
Cypress Quad Data Rate™ (QDR®)-II, QDR-II+, DDR-II, and DDR-II+ SRAMs address the high-bandwidth requirements for networking and data storage applications that provide up to 80 GBps data transfer rate. The purpose of this application note is to assist system designers in using the QDR-II, QDR-II+, DDR-II, and DDR-II+ SRAM devices. It includes guidelines on clocking and termination techniques for the QDR-II, QDR-II+, DDR-II, and DDR-II+ SRAM devices.
(Clocking Strategy for QDR-II+ using Echo Clocks CQ and CQ#)
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.
Related Files
File Title | Language | Size | Last Updated |
---|---|---|---|
![]() |
English | 1.18 MB | 08/26/2015 |
![]() |
Chinese | 1.3 MB | 08/01/2017 |
![]() |
Japanese | 1.26 MB | 08/26/2015 |
Need help? Ask a question and find answers in the Cypress Developer Community Forums.
Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.
Related Resources
AN42468 - On-Die Termination for QDR(R) II+/DDR II+ SRAMs | 05/28/2020 |
AN6017 - Differences in Implementation of 65 nm QDR™ II/DDR II and QDR II+/DDR II+ Memory Interfaces | 11/23/2015 |
AN80555 - 72-Mbit RH QDR®II+ Interface Controller Implementation Details | 05/14/2020 |
AN84060 - QDR®-IV Design Guide | 05/28/2020 |