AN1090 - NoBL™: The Fast SRAM Architecture | Cypress Semiconductor
AN1090 - NoBL™: The Fast SRAM Architecture
Last Updated:
May 28, 2020
Version:
*F
Processors in high-performance communication equipments and networking applications demand highspeed memories. The type of memory required is determined by the system architecture, the application, and the processor used. System performance suffers if the memory sub-system cannot satisfy the processor requirements.
This application note describes the Cypress NoBL SRAMs architecture designed to improve memory sub-system performance.
.
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.
Related Files
File Title | Language | Size | Last Updated |
---|---|---|---|
![]() |
English | 628.92 KB | 05/26/2020 |
![]() |
Chinese | 709.43 KB | 08/20/2015 |
![]() |
Japanese | 794.53 KB | 08/20/2015 |
Need help? Ask a question and find answers in the Cypress Developer Community Forums.
Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.