CY7C53120E4-40SXI | Cypress Semiconductor

You are here

CY7C53120E4-40SXI
Status: In Production

Datasheet

(pdf, 539.48 KB) RoHS PB Free

CY7C53120E4-40SXI

Automotive QualifiedN
Flash (KB)4
Max. Input Clock (MHz)40
Max. Operating Temp. (°C)85
Max. Operating Voltage (V)5.00
Min. Operating Temp. (°C)-40
Min. Operating Voltage (V)5.00
ROM (KB)12
Tape & ReelN

Pricing & Inventory Availability

1-9 unit Price* 10-24 unit Price* 25-99 unit Price* 100-249 unit Price* 250-999 unit Price* 1000+ unit Price*
$18.00 $17.24 $16.49 $15.73 $14.98 $13.72
Availability Quantity Ships In Buy from Cypress Buy from Distributors
In Stock 262 24-48 hours

Packaging/Ordering

Package
No. of Pins
32
Package Dimensions
810 L x 0 H x 450 W (Mils)
Package Weight
1 340.00 (mgs)
Package Cross Section Drawing
Package Carrier
TUBE
Package Carrier Drawing / Orientation
Standard Pack Quantity
125
Minimum Order Quantity (MOQ)
125
Order Increment
125
Estimated Lead Time (days)
91
HTS Code
8542.31.0001
ECCN
None
ECCN Suball
EAR99

Quality and RoHS

Moisture Sensitivity Level (MSL)
3
Peak Reflow Temp. (°C)
PB Free
Y
Lead/Ball Finish
Ni/Pd/Au

Package Material Declaration

Device Qualification Reports

FIT/MTBF, ESD (HBM/CDM) and Latch-up data available in the Device Qualification Report.

Last Update: May 15, 2013

Technical Documents

Application Notes (1)

Product Change Notice (PCN) (14)

May 28, 2018
Transfer of package manufacturing from Cypress Philippines to Jiangsu Changjiang Electronics Technology Co., Ltd. (JCET) for select products
May 28, 2018
Changes to Minimum Order Quantity (MOQ) and Order Increment (OI) values on various Cypress Products.
May 28, 2018
Changes to Minimum Order Quantity (MOQ) and Order Increment (OI) values on various Cypress Products
May 28, 2018
Add Alternate Assembly Site for SOIC150mils Pb-Free
May 28, 2018
Qualification of Cypress Minnesota as Alternate Wafer Fabrication Facility for Neuron® Chip Network Processor Products
May 28, 2018
Qualification of KEG6000DA and KEG3000DA Green Mold Compound for 32 leads, Lead-free and standard, 450 mil body size, SOIC Packages Assembled at Cypress
May 27, 2018
Change in Tube Bundling Ship Process
May 27, 2018
Shipping Label Upgrade
May 27, 2018
Correction to Affected Devices in PCN#071577: Qualification of 0.9-mil Au wire diameter for CCD and MID devices assembled at CML
May 27, 2018
Qualification of 0.9-mil Au wire diameter for CCD and MID devices assembled at CML
Nov 09, 2017
Planned Qualification of Spansion Manufacturing Sites for Cypress Products
Oct 31, 2017
Q2, 2012 - Q4, 2013 Horizon Report
Oct 30, 2017
Q1, 2012 - Q2, 2013 Horizon Report
Oct 25, 2017
Qualification of Copper Palladium Wire Bonds for Select Lead Frame Products at JCET China

Advanced Product Change Notice (APCN) (2)

May 27, 2018
Advance Notification - Planned Changes to MoBL-USB TX3LP18
May 27, 2018
Advance Notification - Transfer of Specific Product Manufactured by Cypress Semiconductor Texas to Cypress Manufacturing Minnesota

Product Information Notice (PIN) (4)

Nov 07, 2017
Qualification of Test 25 (Austin, Texas) as an Additional Wafer-Level Test Location.
Nov 06, 2017
Changes to Cypress Address Labels
Nov 06, 2017
Addendum to PIN 135258 - Qualification of JCET as an additional Test and Finish Location for Cypress Products
Oct 25, 2017
Notice of plan to transfer package manufacturing from Cypress Philippines to Jiangsu Changjiang Electronics Technology Co., Ltd. (JCET).