You are here

Use of the CEO/A2 in a Single Chip Configuration | Cypress Semiconductor

Support & Community

Use of the CEO/A2 in a Single Chip Configuration

Last Updated: January 01, 2012

What do I do with the CEO/A2 pin if I only use one EEPROM?


The /CEO output of any CY3LV drives the /CE input of the next CY3LV in a cascaded chain of EEPROMs. This is an output that will stay HIGH until the entire EEPROM is read again. This same pin duals as the A2 input pin when used in conjuction with each individual PROM's /SER_EN signal. When /SER_EN is asserted low, A2 will be used to select which PROM to be programmed.

The /CEO, A2 should be left open when configuring the 39K when using only one EEPROM.

Please be noted our entire Cypress CPLD product are Obsolete and not recommended for new design and development. For more information on CPLD product, please visit our webpage:

Knowledge Base Tags: 

Provide feedback on this article

Browse KB By Product

Browse KB by Type