Skew from External Clock with CY22381 | Cypress Semiconductor
Support & Community
Skew from External Clock with CY22381
What is the skew of the output from an external input clock with the CY22381?
There is no guaranteed input to output skew because the PLL feedback comes before the output dividers. Therefore, the phase and delay from input to output can be random at each power up.