You are here

Programmable PLL frequencies in PSoC 3 | Cypress Semiconductor

Support & Community

Programmable PLL frequencies in PSoC 3

Last Updated: March 29, 2011

Can PSoC 3 PLL block be configured to desired output frequencies?


Yes. The PLL in PSoC 3 device can be configured to output any frequency in the range 12-67MHz.  Frequencies lesser than 12MHz can be obtained using clock divider.

Following is the block diagram of PLL block. Output Frequency = Input Frequency * (P/Q)

Knowledge Base Tags: 

Provide feedback on this article

Browse KB By Product

Browse KB by Type